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FOREWORD 
This is Volume VI - In-Depth Element Investigations, of 
the SPS Concept Definition Study final report as submitted by 
Rockwell International through the Satellite Systems Division. 
All work was completed in response to the NASA/MSFC Contract 
XAS8-32475, Exhibit C, dated March 28, 1978. 
The SPS final report will provide the XASA with additional 
information on the selection of a viable SPS concept and will 
furnish a basis for subsequent technology advancement and 
verification activities. Other volumes of the final report 
are listed as follows: 
Volume Title 
I Executive Summary 
II 
III 
Systems Engineering 
Experimentation/Verification Element Definition 
IV Transportation Analyses 
V Special Emphasis Studies 
VII Systems/Subsystems Requirements Data Book 
The SPS Program Manager, G. M. Hanley, may be contacted on 
any of the technical or management aspects of this report. He may 
be reached at 213/594-3911, Seal Beach, California. 
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1.0 INTRODUCTION 
1 .O INTRODUCTION 
The Department of Energy (DOE) is currently conducting an evaluation of 
approaches to provide energy that will meet demands in the post-2000 time 
period. The Satellite Power System (SPS) is a candidate for producing signifi- 
cant quantities of base-load power using solar energy as the source. 
The SPS concept is illustrated in Figure 1.0-l for a solar,photovoltaic 
concept. A satellite,located at geosynchronous orbit, converts solar energy 
to dc electrical energy using large solar arrays. The dc electrical energy is 
conducted from the solar arrays to a microwave antenna. At the microwave 
antenna, the dc energy is transformed to microwave RF energy. A large, l-km- 
diameter antenna beams the energy to a receiving antenna (rectenna) on the 
ground. The rectenna converts the RF energy,at very high efficiency, to dc 
electrical energy which is input to the utility network for distribution. 
Typically, a single SPS provides 5 GW of power to the utility interface 
on the ground. Two satellite power systems would provide more power than is 
needed by large metropolitan areas such as Los Angeles, New York, or Chicago. 
Because of the large dimensions of the satellite (the solar array area is 
approximately 75 km') and the large mass (approximately 35 million kg), it 
is necessarv to construct the satellite on orbit where zero-eravitv allows 
Figure 1.0-l. 
. POWER RECEPTlaN ON EARTH USING RECTENNA NETWORK 
l NOUINAL SIZE: IO KU X 14 KM ELLIPTICAL 
I \ ------ ; i.. .] 
Satellite Power System Concept 
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very low structural mass. The ground-located rectenna is nominally an ellipti- 
cal array 10 km by 13 km. At the earth's surface, the microwave beam has a 
maximum intensity in the center of 23 mW/cm2 (less than one-fourth the solar 
constant), and an intensity of less than 1 mW/cm' outside of the rectenna 
fenceline (10 mW/cm2is the current U.S. microwave exposure standard). 
The data discussed in this volume form part of a continuing study effort 
to provide system supportive definition data to aid in the evaluation of the 
SPS concept (by DOE). The specific area of evaluation discussed is relative 
to the use of a conceptual solid-state alternative to microwave transmission. 
The following sections present a summary of the study activities, the 
specific task objectives, the study statement of work, and a summary of the 
study results and conclusions. The complete, detailed study report including 
appropriate computer printouts is included in the appendix. 
1.1 STUDY APPROACH 
An overview of the overall study approach logic, reflecting a two-phase 
emphasis of the study, is shown in Figure 1.1-l. In the first phase, major 
consideration is given to refining, adding substantiation to, and updating 
the SPS point design to support the baseline concept selection. In the figure, 
only the flow paths of the most significantly influencing outputs between sub- 
tasks are shown. As noted by the flow path lines, Subtask 5.1 (Systems Engin- 
eering), encompassing the point design update, is the ultimate recipient of 
the major subtask outputs for this phase. 
The second phase of the study concentrated on the development of program 
plans based on a selected baseline concept(s). 
This document addresses only those activities associated with Task 1.0, 
In-Depth Element Investigations. The hardware device selected for detailed 
analysis is the solid-state transistor and its applicability to microwave 
power transmission. 
1.2 OBJECTIVE 
The objective of this task was. to conduct an in-depth investigation of 
a specific hardware element that may have potential for major system cost 
savings. 
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2.0 STUDY TASK DESCRIPTION 
2.1 INTRODUCTION 
The specific task-involved the performance of key in-depth, low-cost 
exploratory technology investigations and laboratory experimentation of speci- 
fic SPS hardware elements that have the potential to provide major early cost 
saving, performance improvement, or critical issue resolution. The tasks and 
depth of experimentation were substantially constrained by the available fund- 
ing allocations. 
A single high-priority task was identified for investigation: Computer- 
assisted design of a gallium arsenide solid-state dc-to-RF converter with 
supportive fabrication data. 
A number of alternatives was considered including: GaAs solar cell fab- 
rication techniques, basic array radiating element resonant cavity radiator 
(RCR), and stripline bow-tie dipole antenna elements. 
The gallium-arsenide, solid-state, dc-to-RF converter investigation was 
selected since it offers a simplified alternative to klystron tubes provided 
that high enough efficiencies can be achieved and the structure of an optimum 
transistor can be designed and mass fabricated. This design would offer 
potential resolutions to key issues in power transmission of element life/ 
failure rates/maintenance. 
The computer simulation effort on the theoretical efficiencies of micro- 
wave transistors, performed by the University of Waterloo (Dr. David Roulston) 
under subcontract to Rockwell in the previous SPS study (NAS8-32475, Exhibits A 
and B), showed much promise. 
Transistor converters are attractive for dc-RF conversion because they 
are solid state and produce a simple cooling structure. It appears that GaAs 
transistors can achieve efficiencies high enough to be competitive with kly- 
strons. If such efficiencies can be achieved, design of the microwave antenna 
may be simplified and system reliability greatly enhanced. Design effort was 
not complete enough at that time to give the structure of an optimum transistor 
or predict its detailed performance; nor can technical risk be estimated at 
this time. Table 2.1-l provides a summary of the results of the power trans- 
istor study. 
To incorporate GaAs transistor and diode power converters into the MPTS 
point design, several optimum device and circuit designs were investigated. 
Drs. D. Roulston, I. Hajj, and P. Bryant of Waterloo University utilized exist- 
ing programs for the computer-aided design of semiconductor devices and their 
associated circuits, while Rockwell used REDAC, a nonlinear circuit computer 
program. Rockwell supplied data on the parameters characterizing GaAs as a 
semiconductor for Dr. Roulston's device program. 
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Table 2.1-l. Summary of Initial Power Transistor Data 
Amplifier Requirement 
Frequency = 2.45 GHz 
Load resistance = 70 ohms 
Power = 120 watts 
Push-Pull Class E Amplifier Analytic Results by Wiley (Rockwell) 
Material Gain Est. Collector Eff. Amplifier Eff-. 
Silicon 10 dB 46% 36% 
Gallium arsenide 13 dB 83% 78% 
Class C Amplifier Computer Results by Roulston (Univ. of Waterloo), 
Silicon Transistor 
Mode Power Gain Collector Eff. Amplifier Eff. 
Single-end 22.3 W 8.6 dB 81% 67% 
Comparison with Experimental Class C Results (TRW Model RD-2040-6, 
G = 9 dB) 
Mode Power Collector Eff. 
C Single-Ended 40 w 55% 
C Single-Ended 120 w 10%' 
C Push-Pull 120 w 41% 
It was the intent of this task to produce a solid-state device design 
that could be incorporated into a conceptual satellite system design. It 
was expected that use of solid-state converters would have significant impact 
on the SPS configuration in such areas as antenna size, power distribution 
design, and thermal/structural design. It must be pointed out that the ques- 
tion of feasibility of fabricating the device cannot be answered within the 
constraints of this study. Although it is not ant?cipated that this study 
would provide recommended changes to the current design by the DOE need date 
(September 1978), it was suggested that it be performed for recommended 
"downstream" design changes. 
2.2 STATEMENT OF WORK 
Four specific activities were identified in this study: Computer 
Program Checkout, Amplifier Comparisons, Computer Design, and GaAs Diode 
Evaluation. 
Computer Program Checkout-Check out existing programs for the computer- 
aided design of transistor devices and their associated circuits. This will 
be done by comparing experimental amplifier results for silicon transistors 
with computer predictions. 
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Amplifier Comparisons-Compare Class C and Class E amplifier types. 
Class E amplifier test data from MSFC will be integrated into this comparison 
as it becomes available. A best amplifier type will be selected on the basis 
of results of the comparison. 
Computer Design-Compile GaAs parameters for use in computer design anal- 
ysis. Existing gallium-arsenide solar cell material parameters will be utilized 
where appropriate, e.g., diffusion lengths, lifetimes, etc. Parameters will be 
experimentally derived when necessary to supplement existing data. Carry out 
computer-aided design of a GaAs power transistor, along with related circuit 
design and obtain an optimum design based on performance. 
GaAs Diode Evaluation-Evaluate GaAs diode designs. Select five diode 
designs for comparison, each at a different design power level. 
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3.0 INVESTIGATION SUMMARY 
3.0 INVESTIGATION SUMMARY 
The results obtained in the design and evaluation of transistors for 
Class C and Class E amplifier candidates proposed for the microwave power 
transmission system (MPTS) in the Satellite Power System (SPS) are described 
in this section. The goal for this study was the determination of transistor 
fabrication parameters suitable for power conversion efficiencies of at least 
80 percent, with power gains of at least 10 dB, and verification of the chosen 
devices using suitable modeling and computer simulation (Reference 1). Initi- 
ally, a frequency of 915 MHz was chosen for the output power; however, in 
subsequent phases the effort was concentrated on a 2.45-GHz device and circuit. 
3.1 CLASS C AMPLIFIER 
In the Class C amplifier (Reference 2), the quiescent point is chosen so 
that the collector current flows for less than one-half cycle. Efficiency (nc) 
of the Class C amplifier is given by the following (see Figure 1.1-l): 
rl = 
ac power delivered to the load at the fundamental frequency 
dc power supplied by the collector supply 
If the conduction angle (0) is small: 
( "ce min nc= l- " , cc 1 
where vce min is the minimum instantaneous voltage at the collector and V,, is 
the collector supply voltage. vce min is limited by the collector resistance 
R, and the instantaneous collector current. Also, nc can be expressed as a 
function of conduction angle: 
8 - sin 0 
'1, = 4 sin 012 - 20 cos 912 ' (2) 
An ideal Class C amplifier has 100 percent efficiency for zero conduction 
angle, but total power delivered to the load is zero for this condition. The 
high efficiency of the Class C amplifier is due to the fact that the collector 
current is not allowed to flow except when the instantaneous collector voltage 
is low (ideally zero), i.e., the collector supply V,, supplies energy to the 
amplifier only when the largest portion of this energy will be absorbed by the 
load network. The smaller the fraction of the cycle during which collector 
current flows, the greater will be the efficiency. 
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Figure 3.1-l. Single-Ended Class C Amplifier 
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Figure 3.1-l shows the block diagram of a Class C tuned amplifier. The 
active device, in a Class C amplifier, acts as a high impedance current source 
when appropriately driven.by the driver. The output current is determined by 
the input drive and is assumed to be independent of the output voltage which 
results from the flow of current in the load network (the load is usually 
resistive). 
3.2 CUSS E AMPLIFIER 
As pointed out in Class C operation, the active device has sufficient min- 
imum voltage across it when conducting to prevent saturation of the active 
device ; this is necessary to keep the design assumptions valid. Thus, in the 
Class C amplifier, there is always power dissipation in the active device, 
which means reduced efficiency. 
The Class E concept (References 3 and 4) offers a new means of producing 
highly efficient power amplification. In Class E operation, the active device 
acts as a time-varying admittance (Reference 5) and is used as a switch. In 
the optimum case of a Class E amplifier, the voltage across the device is 
nearly zero when it is on, i.e., the current is flowing through it; and the 
current through the dvice is zero when it is off, i.e., very small power is 
dissipated in the device. 
Figure 3.2-l shows the block diagram and a simple circuit of single-ended 
Class E amplifier. 
The load network is a very critical element of the Class E amplifier. The 
load network is designed so that it gives a steady-state response which avoids 
any duration of time in which appreciable current through and voltage across 
the active device exist simultaneously. This condition is achieved if the 
device switching times (turn-on and turn-off) are an appreciable fraction of 
the ac cycle. The load network may include a lowpass or bandpass filter to 
suppress harmonics of the switching frequency at the load. It may also trans- 
form the load impedance and accommodate load reactance. 
The load can either be a lumped impedance or distributed impedance of a 
transmission line or waveguide. 
Figure 3.2-l also shows the desired ideal waveforms of voltage across the 
switch and current through the switch in a Class E amplifier circuit for maxi- 
mum efficiency of operation. 
3-3 
LOAD 
HEWORK 
LOAD 
: 
* DC POWER SUPPLY 
BLOCK DIAGRAM 
l------1 
IACTIVE I 
f------------1 
ILOAD NETWORK XOZ 7 
, ’ 
;:i~~~~ j 
cc 
3 
CIRCUIT 
&- OFF STATE * ON STATE * 
WAVESHAPES 
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3.3 AMPLIFIER CIRCUIT DESIGN RESULTS 
Different transistors were designed and studied in Class C amplifier cir- 
cuits at two different operating frequencies-914 MHz and 2.45 GHz. In this 
report, the detailed discussion to the transistor and circuit performance is 
limited to 2.45 GHz. The results of the performance of two transistors are 
shown; one is a silicon transistor and the other is a gallium-arsenide trans- 
istor. 
The performance of the transistor in a Class C amplifier circuit was 
evaluated with WATAND using the BIPOLE-generated extended Ebers-Moll model 
(Reference 1). 
Figure 3.3-l shows the efficiency versus gain (n vs. GP) curves for the 
silicon transistor in saturated Class C and Class E configurations at a power 
output level of about 11 watts. Note that for low-power gain (<13) the per- 
formance of the transistor in the Class C configuration is better than its 
performance in the Class E configuration, and vice versa when Gp>13. 
However, at a higher output power level of approximately 20 watts, the 
performance of the silicon transistor in the saturated Class C amplifier cir- 
cuit configuration is better than its performance in a Class E configuration 
(Figure 3.3-2), indicating that the Class C amplifier might perform better than 
the Class E amplifier at certain higher output power levels. 
Also, preliminary results indicate that the Class E amplifier configuration 
is much more sensitive to parameter variations compared with the Class C ampli- 
fier. A one-percent to four-percent variation in certain reactive elements can 
cause up to 3-dB gain variations in the Class E amplifier configuration. 
In addition, Figures 3.3-3 and 3.3-4 show the performance of the silicon 
and GaAs transistors with temperature as a parameter. It is evident that the 
silicon transistor performance is generally best at low temperatures (27°C) and 
the GaAs transistor performance is best at higher temperatures (1OO'C to 150°C). 
A more detailed description of the results of this investigation is 
included in the appendix. 
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APPENDIX 
SOLID-STATE MICROWAVE TRANSMISSION SYSTEi4 
DESIGN AND EVALUATION 
Note: This investigation was conducted at the University of Waterloo, Ontario,. 
Canada by D. J. Roulston, I. N. Hajj, and P. R. Bryant. This effort was per- 
formed for Rockweil International, Satellite Systems Division, Seal Beach, CA, 
under Agreement for Services No. M8M8BNS-892055E as part of the Satellite Power 
Systems (SPS) Ccncept Definition Study, Exhibit C, contract with NASA/MSFC. 
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1. Introduction 
In this report we describe the results obtained in the design and 
evaluation of transistors for the microwave space power system. The goal for 
this study was the determination of transistor fabrication parameters suitable 
for power conversion efficiencies of at least 80% with power gains of at least 
10 dB and verification of the chosen devices using suitable modeling and com- 
puter simulation. Initially, a frequency of 915 XtIz was chosen for the output 
power, however, in the subsequent phases of the contract our effort was con- 
centrated on a 2.45 GBz device and circuit as requested by the terms of the 
contract. 
Following this introduction the report is divided into seven major sections: 
Section 
2 - outline of the procedure used for 'roughing out' the transistor 
fabrication data and 
presentation of the performance data obtained using the BIPOLE computer 
program, for both Silicon and Gallium Arsenide transistors. 
3 - discussion of the non-linear CAB transistor models generated by the 
BIPOLE program and their evaluation using WATAND and low frequency 
laboratory experiments. 
4 - description of the method used to obtain the performance of the tran- 
sistor in a class C amplifier configuration using the WATAND computer 
program and presentation of the results obtained at both frequencies, 
for both Silicon and Gallium Arsenide transistors. 
5 - presentation of the results obtained for the class E amplifier configur- 
ation for the silicon transistor. 
6 - comparison of efficiency versus power gain curves for different junction 
temperatures and with various parasitic effects included(for class C). 
7 - preliminary fabrication data and circuit evaluation using WATAND for 
eight diodes for use in the ground rectenna system. 
To avoid undue repetition of results presented in previous reports, 
a number of appendices are attached; these summarize parts of the theoretical 
study and include some of the intermediate results. 
Section 8 presents a brief summary of the overall results, in- 
cluding conclusions concerning class C versus class E, 915 MHz versus 2.45 GE2 
operation, limitations of the modeling technique used, temperature considerations. 
2. Transistor Design 
2.1 Surmnary of Analytic Method 
Reference [l] gives a detailed description of the analytic and 
computer simulation methods used to obtain a bipolar transistor design, for a 
specified power conversion efficiency and power gain at a given frequency. 
Let us recall here the basic features of the approach used. 
A fundamental parameter for high frequency operation is the power 
gain, conveniently expressed as: 
G = P (fmosc/f s> 2 (1) 
Where fmosc is the maximum oscillation frequency of the device and f the S 
signal frequency. Using the well established relationship (deduced from the 
small signal parameters in terms of physical device parameters [1], as shown 
by the summary in Appendix l.l,gives: 
f most (3Vth/4rc) (Dn/Vth)1'2 ub Wscl l/2 (2) 
where L is emitter stripe width 
'b is the active base region conductivity 
W scl is the collector-base space charge layer width 
V th is the saturated drift velocity of electrons 
Dn is the electron diffusion constant in the base 
E is the permittivity 
This expression (2) assumes an optimised structure in which the 
neutral base and c-b space charge layer transit times have been set equal. 
Even though, in class C operation, the gain will be different from that given 
by (l), due to output mismatch (the load for maximum pwer gain is, in general, 
not the same as'for maximum power conversion efficiency), it is intuitively 
obvious that a high value of f most is necessary. Equation (2) tells us that 
in order to increase f most' W SC1 must be increased. This implies a lower 
A-2 
collector doping and higher breakdown voltage. The ft would be decreased. 
This brings to light the limitation of (1) and (2). They are, in fact, only 
valid for fs 5 f,, the transition frequency. 
We can conclude from the above discussion, that in order to improve 
the high frequency power gain, the emitter stripe width L, must be reduced as 
far as technologically possible, and Wscl (and thus the c-b breakdown voltage) 
must be kept as high as possible consistent with the condition: 
fs c ft (3) 
f t ", Vth'(2a wscl) 
Clearly, the base conductivity ub must be kept as high as possible. This is 
limited finally by current gain hFE z hfe, such that the condition: 
hFE ' ft'fs (5) 
is satisfied. 
The maximum collector current is limited by the Kirk effect to 
approximately: 
Ik = qBLV th Nepi (6) 
where q is the electronic charge, B the total emitter stripe length and N epi 
the collector doping level. The maximum value of base-collector breakdown 
voltage is: 
v cbr = Fvc E Eb2r/(‘q Nepi) (7) 
where F vc is a constant of order 0.5 to 1.0 depending on fabrication (planar, 
moat etch, etc.), and I& ( the maximum field at breakdcwn), is a slowly 
varying function of N epi' 
Since the load resistance for maximum class A power output will be: 
A-3 
%m =V cbr'Ik 
it is clear that we have a set of relations which can be used to determine at 
least initial values for the device parameters. These relations are sum- 
marized in Appendix 1.2. In order to estimate the parameters for class C 
operation, we have, as discussed in 111 and summarized in Appendix 1.3, de- 
fined the following additional parameters: 
nv (ETAV): 
nI (EmI): 
0 (ETA): 
nF (ETA(F) > : 
ns @TAN-U) : 
i-,o @TAD) : 
the low frequency voltage efficiency 
the low frequency current efficiency 
the overall low frequency efficiency 
the high frequency efficiency including Rc (collector 
series resistance) loss 
the high frequency efficiency including estimated in- 
put switching time loss 
the overall high frequency efficiency 
In addition, the class C high frequency power gain GDBNCJ, using 
empirically estimated relations, has been calculated. 
2.2 Analytic Results at 2.45 GFk 
A sample of the.results based on the above equations is tabulated in 
Appendix 2 in the form of computer output, for a signal frequency of 2.45 GHz. 
This page corresponds to a conduction angle of 100' and an initial power gain 
of 20. The value of ft (FT (REAL)) is varied from fs to 8fs. For each value 
of ft the corresponding values of breakdown voltage (VCBR), base width (WE) 
f mOSc (FMO), etc. are printed. Then follows, for each successive ft, calculated 
results for emitter stripe widths (ELEM) varying from lvrn to 4um. The estimated 
values of power gain in dB (GDBNLl) and overall efficiency (ETAO) are printed 
for each stripe width. 
From the complete set of tables given in [2], we have obtained the 
curves shown in Fig. l(a) and (b) of power conversion efficiency versus con- 
duction angle for two emitter stripe widths and a range of f, values. For each 
value of f, we have listed the corresponding value of collector-base breakdown 
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voltage Vcbr. It can be seen that we must have a conduction angle between 
100' and 160' with the optimum value depending on the emitter stripe width 
and ft value. 
For Silicon, it is seen that to obtain SO% efficiencies, we must 
have a stripe width of (at most) 2 microns with an ft of' 20 GHz (a breakdown 
voltage, V cbr of 16 volts), or a 1 micron stripe width with ft of about 6 GHz 
(Vcbr about 35 volts). 
For Gallium Arsenide it is seen (Fig. 1 (b)) that the SO% efficiency 
can be comfortably exceeded with a stripe width of 2 microns and ft = 2.5 CHZ 
(Vcbr = 77 volts) and that using a stripe width of 1 micron should yield 
efficiencies close to 90% with Vcbr about 40 volts. 
The results of this study are of course, very approximate, particular- 
ly for power gain estimation and give no detailed information about impurity 
profiles. They were used to determine initial "guesses" for device data as in- 
put to the BIPOLE program. 
2.3 Detailed Study of D.C. and Small Si& H.F. Parameters from Impurity 
Profile Data Using Bipole. 
The theoretical basis behind the BIPOLE program has been fully re- 
ported in the literature [13, 14, 15, 161. We shall simply recall here, that 
the program divides the device into space charge and neutral regions, (5 
regions from emitter contact to collector contact). The boundaries of these 
regions are current-density and voltage dependent. This is the so-called 
"variable-boundary regional" approach. For each region, the transport equation, 
or Poisson's equation, is numerically integrated and iterations effected until 
the defined boundary conditions are satisfied. Doping level mobility depend- 
ence, velocity versus electric field dependence, and high doping band gap re- 
duction effects are included in the program. Its formulation implicitly in- 
cludes all known high level effects such as conductivity modulation, base 
widening, quasi-saturation. The terminal characteristics are derived by com- 
bining the vertical (e-b-c) integration results with a horizontal integration 
of the base transport equation. From the numerical analysis, terminal d.c. 
characteristics and capacitance values , plus small signal parameters such as 
the transition frequency ft and the maximum oscillation frequency fmosc are 
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computed. The input to the BIPOLE program consists of impurity profile and 
lifetimes plus geometry data. 
The program is extremely rapid; a run giving a condensed set of out- 
put characteristics (including f, and fmosc versus Ic) requires an execution 
time of about 5 seconds on the IBM 3701158 computer on GMS. Using a high 
speed line and a Tektronix graphics terminal, it is possible to study ten or 
more designsinaone hour session at the terminal. When a promising looking 
set of characteristics is obtained, a complete output is generated and examined 
and a circuit model is stored on disc to be accessed by the WATAND program. 
In Appendix 3, we reproduce the complete BIPOLE output for the final 
2.45 GHz Silicon transistor, plus a summary discussion of the output data. 
The output for the other transistors was included in [1,2]. Fig. 2(a, b, c) 
gives the impurity profiles for the three transistors finally used, SP9S1, the 
915 MHz Silicon device, SP2S2, the 2.45 GHz silicon device and SP2A2, the 
2.45 GHz Gallium Arsenide device. These profiles are as generated by the 
BIPOLE program. A complete list of the basic data for each of the three tran- 
sistors is shown in Table 1. Note the use of an ion implanted base in the 
Silicon device to improve the performance by increasing the active base region 
conductivity. In the Gallium Arsenide device, the'emitter has relatively 
light doping. This was done because (a) it has been suggested elsewhere [24] 
that increased doping would not improve the hFE, (b) little information was 
found in the literature concerning high doping band-gap reduction effects in 
Gallium Arsenide, so the use of higher doping levels would have produced un- 
reliable computed hFE values. In this case the base is, of necessity, formed 
by ion implantation as can be seen from Fig. 2(c). 
Fig. 3 gives curves of ft and f mOSc for the three transistors as a 
function of collector current Ic. These curves are taken directly from the 
BIPOLE output (see Table, Appendix 3 for the SP2A3 device). It is emphasised 
here that these were considered the most important output parameters (for a 
given collector doping and breakdown voltage) and it was the corresponding 
tables of ft amd fmosc that were scanned for each manual iteration on the pro- 
file parameters, the goal being to achieve maximum fmosc over a maximum range 
of d.c. collector current, while maintaining a value of hFE greater than or 
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equal to ft/fs over the current range. For this manual 'optimization' pro- 
cess we used the data from the analytic output discussed in section 2.1, to 
choose the value of stripe width L, collector doping level, N epi' and collector 
epitaxial layer thickness X epi' Fine adjustment of X epi was made using the 
BIPOLE Program once the impurity profile had been determined, (thus 
fixing the junction depths X jl' Xj2>. The value of X epi was reduced until the 
value of breakdown voltage Vcbr (computed using the ionization integral in 
plane coordinates in BIPOLE) started to decrease. This results in a design in 
which the collector epitaxial layer is slightly in reach-through at high 
voltages. In studying the 915 MHz device, we also examined the performance 
for a planar device using the ionization integral in cylindrical coordinates, 
suitably reducing the epitaxial layer thickness. It is important to note the 
importance of this part of the design. Too high a value of X epi will increase 
the value of the collector series resistance, thus increasing not only the 
static V ceSat but also the high frequency capacitive current loss through the cjcb- 
Rc network; this results in a double source of power conversion efficiency 
degradation. Too low a value on the other hand, will decrease Vcbr. 
It should be noted that the use of the ionization integral in plane 
co-ordinates for the calculation of V cbr implies the use of a structure in 
which mesa, moat-etch or similar [18] fabrication techniques are employed to 
yield maximum possible Vcbr values. 
When the manual iteration process described above has given an 
apparently 'optimum' structure, the BIPOLE program is run a final time to gen- 
erate the corresponding model parameters or tables, which are directly stored 
on a disc to be accessed by the WATAND program. 
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3. Model Generation and Evaluation 
3.1 Types of Model Used 
The most widely used CAD model of the bipolar transistor is un- 
doubtedly that of Ebers-Mall. In its 'extended' version [ll], including 
junction and diffusion capacitance, base resistance, gain (hFE> variation with 
current, it is capable of predicting static and dynamic performance up to the 
current determined by the onset of high level effects - mainly Kirk effect. 
BIPOLE generates the extended Ebers-Mall model parameters and they are stored 
directly on a disc for access by WATANB. 
In the course of this project it was observed that significant high 
frequency power loss can occur in the collector resistance due to the capac- 
itive current through C jcb (see Appendix 1.3). The model finally adopted is 
shown in Fig. 4(a). The maximum collector current and voltage for which it is 
valid are printed in the file title and in its subsequent use in the class C 
or E circuit study, it is most important that these values net be exceeded. 
The Gummel-Poon model parsmeters may also be generated by BIPOLE. 
This model gives fair accuracy in predicting high level effects (hFE and ft 
fall-off). The modified version (with Rc and C. 
Jc" 
divided into sections as 
used in this project) is shown in Fig. 4(b). 
The multi-sectional tabular model [15, 161, developed by the authors 
of this report specifically for use with BIPOLE and WATAXD, has also been used 
in this project. The model consists of an array of values of emitter and 
collector currents and charges tabulated for selected values of Vbe, and Vbc. 
Non-linear collector and base resistance are also tabulated. This piecewise 
linear model has the advantage of taking all known high level effects into 
account without any analytic approximations, the additional non-linear be- 
haviour being implicitly described by the numerical solutions of the carrier 
transport equations within BIPOLE. This model (Fig.4(c)) can be split into 
any desired number of lateral sections but because of execution time limitations, 
only one main section plus a peripheral section were used in this project. 
The collector resistance is normally modeled as a function of both Ic and Vcb. 
However for this project, it is modeled only as a function of Vcb (thus being 
more accurate at high frequencies where the saturation voltage is not reduced 
by conductivity modulation of the collector epitaxial layer). 
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3.2 Comparison of the Three Models 
Results ohtained using each of the three models in a Class C circuit 
are shown in Fig. 5. The results are seen to be in close agreement with each 
other. Note however, that operation has been restricted to currents less 
than or equal to the Kirk current I k' Beyond this value, the Ebers-ml1 model 
is invalid. Since we did not seek to determine precise maximum power handling 
capabilities of the transistors used in this study, this is not a limitation. 
If the study were to be pursued further to determine critically the maximum 
power output, then either the Gummel-Poon or BIPOLE tahular models would have 
to be used. 
3.3 Parametric Effects 
To test for the parametric effects of the transistor model on the 
performance of the circuit simulation, the Ebers-No11 model was chosen and the 
nonlinear collector junction capacitance C. was replaced by a constant 
Jc 
' average ' capacitance, (= (1/7)Cjc evaluated at V cb = 0). One point of n vs. 
Gp was generated at one conduction angle. The result is included in Fig.5. 
It can be seen that by using the constant capacitance, a more optimistic 
result is obtained. In fact, the result will depend on the value of the 
'average' value chosen for the junction capacitance. This study indicated 
that the proper modeling of the nonlinear capacitance in the transistor is ad- 
visable for obtaining realistic results, especially in class C and class E 
power amplifier applications. 
3.4 Experimental Verification 
The 2.45 GHz class C amplifier analysed in this project uses a 
Silicon transistor (SP2S2) with a peak ft of 6.1 GHz and fmosc of 19GHz, or 
for the GaAs case (SP2A2) a peak ft of 10.7 GHz and a similar fmosc. For 
experimental verification of the models in a similar environment, we chose a 
low frequency power transistor whose f, is approximately 10 MHz at the current 
used and whose value of f is about 76 MHz. The basic details of this most 
transistor (LFP) are listed in Table 1. It may therefore be considered a 
crudely scaled version of the real microvave transistor and circuit. The inr 
purity profile and mask data, were used as input to the BIPOLE program to 
generate the extended Ebers-Mall model for use in the WATAND simulation. 
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In order to examine the non-linear hehaviour, the circuit shown in 
Fig. 6 was used. Fig, 7 shows computed and measured efficiencies as the tank 
circuit capacitance is varied above and below resonance. The aggreement be- 
tween computed efficiencies using the BIPOLE-WATAXD system and the measured 
efficiencies is evident from the Figure. Five values of input voltage Vs 
were used. The experimental accuracy of setting Vs was not better than 5%. 
The difference between measured and computed maximum efficiency is -4%, +2%, 
-4% for Vs 13.5, 15, 16.5 respectively. However, of particular significance 
in the results of Fig. 7 is the fact that as the input V is increased above 
S 
the value corresponding (visually, on the oscilloscope) to the onset of 
saturation, the efficiency rises somewhat (to 91%) and then starts to decrease. 
On the WATAND simulation, the same general behaviour occurs, with. the 
efficiency peaking at 87%. It should be noted that this error could he due 
not only to the computer modeling but also to experimental errors and to 
differences between the measured impurity profile (lsupplied by the manufacturer) 
and the actual profile. The weakest link in the model verification at the 
time of writing is in the collector resistance. The experimental results are 
in the process of being extended to higher collector currents and voltages to 
check this point. 
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4. Class-C Circuit Design and Results 
4.1 Preliminaries 
The objective of a power amplifier design is to select a device and 
a circuit configuration which give at a m frequency, maximum efficiency 
for a given power gain (or maximum power gain for a given efficiency). What 
is meant by efficiency and power gain, will be explained below. Class-C 
amplifiers have long been used as power amplifiers [3], where electronic tubes 
are used in the basic design. With the advent of solid-state technology, 
transistors became the basic devices used in circuit designs. Almost all the 
published work on Class-C transistor amplifier design usesanalytic approaches 
which employ approximate transistor models,in order to obtain some meaningful 
results [3-lo]. These methods and models, however, become inadequate when the 
the transistor operates at very high frequencies such as in microwave appli- 
cations. At these high frequencies a more complicated model is needed and 
advanced numerical and computer simulation techniques become a necessity. 
The theory of Class-C amplifiers can be found in many textbooks 
(see for example, [12]). The basic quantities and variables that define the 
operation of a Class-C amplifier are given in the following. These quantities 
are interrelated and interdependent. 
1) 
2) 
3) 
4) 
5) 
6) 
Supply Voltage Vcc: determined by the transistor breakdown voltage. The 
maximum supply voltage should be less or equal to one half the rated break- 
down voltage. 
Conduction Angle: is determined by the input bias and the input signal. 
Maximum Collector Current: determined by the transistor design. 
Load Resistance: Once the bias is set, the load resistance, 't* is chosen 
to cause the transistor to operate at the verge of saturation. 
Pout = V2/(2RL), Output Power: where V is the amplitude of the fundamental 
component of the voltage waveform across R. (Note that for a given V, the 
lower % is the higher Pout will be. However low RL will produce high 
collector current. Thus for a fixed supply voltage, the output power is 
limited by the maximum collector current). 
DC Power: Pdc = Vcc Idc where Vcc -- is the supply voltage and Idc is the dc 
component fo the voltage waveform passing through Vcc. 
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7) Input Power: P. = Vin 1$/2, where V in and I in are the phasor repre 
sentations of the fundamental cauponents of the voltage and current wave 
forms at the input part to the transistor, Alternatively, Pin can be 
measured as the power available from the input generator when the generator 
is matched to the transistor input port. 
8) Efficiency n = Pout/Pdc 
9) Power Gain Go = Pout/P. in 
A basic Class-C amplifier circuit is given in Fig. 8. 
4.2 Computer-Aided Circuit Design 
For computer-aided circuit design to be practical and efficient, 
three basic requirements should be available: (1) fairly accurate device 
modeling technique, (2) fast and relatively accurate circuit analysis program, 
and (3) easy use of computer programs, such as interactive computing facilities. 
A fourth requirement which is also useful and sometimes necessary is the 
availability of optimization, sensitivity and tolerance routines. We should 
stress here that the human designer is an indispensable part of our design 
loop. 
Here at the University of Waterloo, all the above requirements and 
facilities are available. First, a computer program called BIPOLE, which has 
been described in the previous section, is available for generating numerical 
models of bipolar transistor from device fabrication data. Secondly, in order 
to analyze Class-C amplifier circuits, a non-linear transient analysis pro- 
gram is needed to simulate the circuits efficiently. In addition, a steady- 
state algorithm as well as a Fourier analysis subroutine are required. All 
these routines are part of WATAND, which has been developed here at the 
University of Waterloo. Optimization and sensitivity routines have not been 
used in the present study. The third requirement, which is essential to this 
study is the implementation of WATAND in an interactive mode on an IBM 370/158 
using CMSIVM. This facility allows the problem data to be typed at a terminal 
and the results of the analysis displayed on a screen. Any changes in the 
problem parameters can be done interactively and updated results can be ob- 
tained almost instantaneously. A WATAKD file for the circuit given in Fig. 8(a) 
is shown in Fig. 8(b). 
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The steps followed in the Class-C circuit design process are as 
follows: (see Fig. 9 for a flow chart of the procedure). 
(1) 
(2) 
(3) 
(4) 
(5) 
(6) 
(7) 
(8) 
Get numerical model of the transistor (extended Ebers-Mall) from BIPOLE. 
This includes maximum collector current Ik (Kirk effect) and collector 
breakdown voltage. 
Set supply voltage less than or equal to one half the breakdown voltage. 
Select an output tank circuit tuned at the desired frequency. 
Set the input bias for a given conduction angle. At this stage an input 
matching circuit is not used. 
Set the input signal and choose a load resistance EL so that the collector 
current does not exceed the maximum value specified by the model and such 
that the transistor is on the verge of saturation. This step may involve 
many iterations which include retuning the output circuit and adjusting 
the input source. The interactive facility is found to be indispensable 
during this step. The steady-state algorithm is also a necessity, other- 
wise the transient analysis becomes prohibitively expensive [17]. We 
shall refer to the case where the transistor touches but does not enter 
into saturation as the non-saturated Class-C amplifier design, see Fig. 10. 
By carrying out sensitivity studies, however, we have discovered that by 
driving the transistor slightly into saturation, improvement in both 
efficiency and power gain was obtained. We shall refer to this case as 
the saturated Class-C amplifier design (see Fig. 11). 
Compute the Fourier coefficients of the input current and voltage wave- 
forms, output voltage and the current through the dc supply. 
Use the results of step 6 to compute the input power at the fundamental, 
output power and dc power; then compute the efficiency and the power gain. 
In order to obtain a different set of values for the efficiency and the 
gain, change the conduction angle by changing the input bias and then go 
to step 5. In this way a relation between the efficiency and the power 
gain for a particular transistor is obtained (see Fig. 12). If the re- 
sults are not satisfactory, the transistor fabrication data are altered in 
the input data to BIPOLE and the computer aided analysis is restarted from 
Step 1. 
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4.3 Input Matching and Stability 
In practice, an input matching circuit is designed to match the in- 
put impedance of the transistor to the impedance of the generator. In addition 
an input tuning circuit may be employed. The power input is then calculated 
as the power available from the generator. However, when an input tuning is 
used, the circuit may become unstable. This instability is caused by the feed- 
back from the output to the input through the collector-base capacitance. Thus 
in designing the input circuit, extreme care should be taken so as not to cause 
the circuit to become unstable. One way of checking for stability of the cir- 
cuit on the computer is to obtain a linearized model of the circuit and then 
compute the poles and zeros of thetransferfunction between the input and the 
output. Such a program called AN?3 (which has been developed at the Technical 
University in Denmark) is availabie on our system here at the University of 
Waterloo. 
4.4 Common-Base vs Common-Emitter Configuration 
We have tried both co-mmon-emitter and common-base configurations in 
our Class-C circuit design. We have found that the common-base configuration 
has better stability properties than the common-emitter configuration. This 
may be due to the fact that since the transistor is cut-off during most of the 
cycle in a Class-C operation, the common-base configuration tends to dis- 
connect the output from the input, while in the common-emitter configuration 
the collector-base capacitance connects the output to the input for most of 
the cycle which creates the instability problem due to the feedback. 
In a previous report [l], we have investigated the problem of input 
matching and stability and showed that with the proper matching between the 
input source and the transistor, the performance of the amplifier (n vs. GP) 
will approach the performance of the amplifier assuming ideal matching (i.e., 
input source has very low series resistance). Thus in this report we assume 
ideal matching and consider the common-emitter configuration since there are 
no stability problems. 
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4.5 Discussion of the Results of Class-C Circuit Design 
A large number of transistor designs and circuit configurations have 
been investigated. We give here a summary of the results that in our opinion 
are most useful and feasible. These results represent a small fraction of the 
total cases studied in this project. 
Different transistors were designed and studied at two different 
operating frequencies. The performance of one transistor, SP9S1, has been 
studied at 914 MHz and the results reported in a previous report [l] and also 
in this report in the section on transistor model comparison. 
In this report we limit the detailed discussion to the performance 
of transistors designed to operate at 2.45 GHz. We present the results of the 
performance of two such transistors. One is a Silicon transistor, SP2S2E, and 
the other is a Gallium-Arsenide transistor, SP2A2E. (Note: the 'E' refers to 
the Ebers-Moll Model). 
4.5.1 Silicon Transistor (SP2S2E) Results at T = 27OC 
The performance of the transistor in a Class-C amplifier circuit was 
evaluated with WATAND using the BIPOLE generated extended Ebers-Mall model. 
Initially, the Class-C amplifier was designed to touch saturation, but not 
enter into it. This design is referred to as the "non-saturated" case. After 
carrying out sensitivity analysis, however, we discovered that by driving the 
transistor slightly into saturation, we could obtain improvements in the n - G 
P 
curve. This design, where the transistor is driven slightly into saturation, 
is referred to as the "saturated" case. The T-I - Gp curves of both the non- 
saturated and the saturated cases as well as that of SP2S2E in a Class-E 
amplifier circuit configuration, are all shown together on the same figure 
(Fig. 12). Note that the power output in the Class-C amplifier circuit con- 
figuration is about 22 watts and in the Class-E configuration is about 18 
watts. Note aiS that the performance of SP2S2E in the saturated Class-C 
amplifier circuit configuration is better than its performance in a 
Class-E configuration at this power output level. 
Fig. 13 shows the n - Gp curves of SP2S2E in saturated Class-C and 
Class-E configurations at a lower power output level of about 11 watts. Note 
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that for low power gain (5 13) the performance of the transistor in the 
Class-C configuration is better than its performance in the Class-E con- 
figuration, and vice versa when G > 13. 
P 
4.5.2 Gallium Arsenide Transistor (SP2A2E) Results (Class C) at T = 27'C 
The transistor described in our previous report [2] using Gallium 
Arsenide, SP2A2E, was evaluated with WATAND using the BIPOLE generated ex- 
tended Ebers-Mall Model. The results at 2.45 GHz are shown in Fig. 14, to- 
gether with the results using the Si transistor SP2S2E. In both cases the 
transistors operate in non-saturated Class-C amplifier circuits. The im- 
provement in efficiency is probably due mainly to the reduction in the 
collector resistance (due to the higher electron mobility), (0.024 ohm for 
GaAs compared to 0.156 ohm for Si for the total active area of 1.5 urn x 1.33 cm.) 
4.6 Sensitivity Analysis of SP2S2E in a Class-C Circuit 
To study the effects of small changes in circuit parameters on the 
performance of SP2S2E in the Class-C amplifier deisgn, a point is selected on 
the n - Gp curve of Fig. 13, at n = 92.3%, G = 7.32 and Pout = 10.7 watts. 
P 
Notice however that sensitivity analysis is,in fact, carried out 
when generating each point on the n - Gp curve. The results of the sen- 
sitivity analysis for the selected point are shown in Fig. 15. Note that 
almost all the points lie below the original n - Gp curve. However, we can 
see that if FL- is increased,the performance will improve. This does not mean 
that by increasing RL the whole n - Gp curve will improve, rather the sensitivity 
analysis indicates that by increasing RL the performance at that particular 
point will improve. 
A-16 
5. Class-E Circuit Design and Results 
Published studies of Class E.operation of tuned power amplifier 
[19,20] assume idealised operation. In our work reported here we study their 
operation at microwave frequencies 915 MHz and 2.45 GRz, using numerical 
techniques in which the true behaviour of the transistor under design has been 
modeled as accurately as possible. These modeling techniques have been de- 
scribed in earlier sections. For our Class E studies we restricted the models 
to the extended Ebers-Mall models of the Silicon transistor: designated 
SP9SlE (for 915 MHz) and SP2S2E (for 2.45 GHz), and discussed in section 3. 
All of our Class E studies were carried out at one temperature only 
(27'0, and we discuss here only the 2.45 GHz case. Our results for SPSSlE 
were given in [2]. 
We studied only the common emitter Class E configuration, as shown in 
Fig. 16A ; in Fig. 16B , we show the WATAND file describing this circuit for 
one particular set of element values (in fact those corresponding to point 4 
of Fig. 13 >. 
Application of the Sokal/Raab idealized design for maximum efficiency 
[19, 201 yields the following results: 
Since the maximum peak voltage vce allowed for transistor SP2S2 is 
31.7 volts,then V. CC = 31.713.56 = 8.9 V. 
Since our maximum peak collector current for the transistor is 8.8 A, 
then the dc current I for the source V. CC should be 8.812.84 = 3.1 A. Hence, 
the idealised input dc power is 3.1 x 8.9 = 27.5 W. Since for idealised design 
we obtain 100% efficiency, this yields idealised output microwave power = 27.5 W. 
The resistive dc load presented by the amplifier to the dc power supply is 
Rdc = 8.913.1 = 2.9 R. Hence the optimum load resistor R.L = Rdc/1.734 = 1.67 Iz. 
Using Raab's design equations for an assumed output-circuit Q of 7 yields the 
following: 
L2 = (R-L * Q)/w = 0.76 nH; 
from (w2 L2 C2 - 1) /WC2 = 1.15 R.L we obtain C2 = 6.6 pF; 
from wC1 = l/a.545 R.L) we obtain Cl = 7 PF. 
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L 1 is to be chosen large enough to yield an approximation to a constant 
current source. 
According to Raab, for idealized switching action of the transistor 
with a 50% duty cycle, this should yiled a microwave sinusoidal voltage across 
R.L of amplitude 9.56 V, and a 100% efficiency operation with output power 
of 27.5 watts. 
Because we cannot expect such idealized operation at 2.45 GHz, these 
design values are not achievable. 
As discussed in [1] we proceeded to an achievable design by making 
successive manual iterations combined with trial and error tuning techniques, 
using the WATAND simulator. In this way we obtained two "maximum efficiency 
designs": the first is a "low power design" yielding an output power of 12.3 
watts at a power gain of 4.7 and an efficiency of 92.8%; the second is a "high 
power design" yeilding an output power of 18.5 watts at a power gain of 8.9 and 
anefficiency of 87.1%. The element values and corresponding performance Figures 
are shown in Table 2, together with those for the Raab optimum design previously 
discussed. 
Starting from these two designs, we used sequences of changes of 
source voltages (together with minor tuning adjustments of component values) to 
yield points of lower efficiency but higher microwave power gain. The results 
are shown in Table 3A for the low power design and in Table 3B for the high 
power design. Plots of n versus G are shown, 
P 
with the corresponding saturated 
and unsaturated Class C configuration curves, in Figs.13 and 12 respectively. 
Results of some sensitivity tests run on two of the (low power) 
Class-E points (points 4 and 8 of Table 3A and of Fig. 13) are given in Figs. 
17 and 18. It will be noticed that the effect of a small variation in any one 
of the circuit parameters is to move the point in n - Gp plane approximately 
parallel to the original Class-E plot. This indicates that the Class-E points 
shown in Fig. 13 are approximately at some local optimum for Class-E operation. 
Waveforms of vce and ic (into the active part of the transistor) for 
the same two points [4 and 81 are shown in Figs 19, 20. 
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6. Effects of Temperature and Parasitics for Class-C Circuit 
6.1 Performance at Higher Temperatures ___. 
The new temperature subroutine in BIPOLE takes account of mobility 
and saturated drift velocity variation in an empirical manner. The Fortran 
expressions used are given in [2] together with diagrams of computed mobility 
- doping level - temperature curves superimposed on data from the literature 
[22] for both Si and GaAs [21, 231. 
WATAND simulated results using BIPOLE generated Ebers-Moll Models 
for 27'C, 100°C, 150°C, 200°C are shown in Fig. 21 for the Silicon and in 
Fig. 22 for the Gallium Arsenide Class C amplifiers at 2.45 GHz. In all cases 
the transistors operate in non-saturated Class-C amplifier circuits. It is 
seen that the efficiency decreases initially (as the temperature rises) but 
stops decreasing and even increases in certain regions at higher temperatures. 
The BIPOLE generated values of collector resistance are shown for each temper- 
ature, s'ince this is one of the major sources of inefficiency. 
6.2 Effects of Parasitics on SP2S2E 
The effects of major parasitics on the performance of SP2S2E in a 
saturated common-emitter Class-C circuit configuration h-as been investigated. 
These parasitics are the emitter ballast resistance R.E, emitter inductance 
L.E and collector-to-base and emitter-to-base bonding pad capacitances. The 
effects of each of these parasitics on the performance of the transistor were 
investigated separately; i.e., when one parasitic is present and the other two 
are not. Various values of these parasitics were considered. The results are 
shown in Fig. 23. 
As stated in [2], a suitable value of emitter ballast resistance can 
be estimated crudely by reasoning that at the maximum collector current (8 A 
for the SP2S2) the ballast resistance R.E must maintain the current in each 
emitter finger at approximately the same value even if the temperature varies 
over the chip. Using AV = I x R.E = 0.2 V gives R.E z 0.02 ohm. This is, of 
course, split up and distributed in series with each emitter finger. 
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Note that the parasitics may have a drastic effect on the per- 
formance of the transistor and effort should be spent in the fabrication pro- 
cess to reduce these parasitics as much as possible. Generating curves as 
those given in Fig. 23, wouid help to determine the level of parasitics 
tolerable to an acceptable performance. For example, the bonding pad capacit- 
ance is determined by the area of the metalization and the oxide thickness. 
Since the area will be determined by the current and by practical bonding 
considerations, this capacitance can be reduced by growing a thicker oxide. 
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7. Preliminary Study of Microwave Rectifier Diodes 
7.1 Diode Design 
For a simple N-P junction, whether diffused or double epitaxial, the 
response time is limited by the diffusion transit time across the lightly doped 
region to i$ = </2Dn. For a 1 micron base width corresponding to a maximum 
breakdown voltage of 28 V for Si (30 V for GaAs), the corresponding frequency 
(1/2a t$ is 950 MHz for Si (5.7 GHz for GaAs). The only reasonable solution 
therefore appears to be Schottky barrier diodes. 
The two significant quantities for Schottky barrier rectifiers are 
the depletion layer capacitance and the series resistance. On Fig. 24, we 
have listed the salient parameters for a set of such diodes using Silicon and 
Gab. The optimum area is not immediately evident. Too large an area will 
clearly reduce the power conversion efficiency due to the diode capacitance 
and circuit resistance. Too small an area on the other hand, will also reduce 
the efficiency because of the non-negligible diode series resistance. We have 
therefore selected two areas for each diode (a low voltage(34 V)for use at the 
edge of the rectenna and a higher voltage(ll0 V)for use at the centre of the 
rectenna). 
7.2 Diode Evaluation 
Since this is purely a preliminary study, we selected after trying 
several circuit configurations, the simple circuit shown in Fig. 24, for the 
WATAND analysis. The generator is assumed to be a half wave dipole. To 
simulate a situation close to a possible real rectifier circuit, we have in- 
cluded one shunt inductor (so that all the d.c. power is being dissipated in 
the load) and one smoothing capacitor across the load. The maximum obtainable 
efficiency with this circuit was computedon WATAND to be 78.6% using an ideal, 
lossless diode with zero capacitance. The actual efficiency, (defined as the 
ratio of d.c. power in the load to available r.f. power from the 72 ‘2 
generator) is listed in Fig. 24. This maximum was found to occur when the in- 
ductance was"resonated"with the average diode capacitance. The value of L 
was found in each case with successive manual iterations within the WATAND 
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environment on CMS. 
From these results it is seen that the 34 V diode comes within 1% 
of the efficiency of an ideal diode and the 110 V diode is about 4% lower than 
that of an ideal diode at 2.45 GHz, using GaAs. 
A complete study would require modeling the antenna at d.c., the 
fundamental and the next fewharmonicswith a more complex filtering circuit. 
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8. Conclusions 
In the course of this study we have demonstrated that it is 
technically possible to achieve 80% efficiencies with10 dB of power gain at 
2.45 GHZ, using currently available silicon technology. me use of G&s im- 
proves the performance over the range of interest at 27'C and shows distinct 
advantages in terms of efficiency for a given power gain at higher operating 
temperatures, i.e. close to those which will probably be encountered in the 
space environment. 
The choice of class C versus class E is not clear cut. However, it 
would appear (using the modeling and simulation techniques described in this 
report) that there is no significant advantage to be gained by using class E 
compared to slightly overdriven (.i.e. slightly saturated) class C operation. 
The results of the class C versus class E comparison are clear from the 
Figures. It must be noted that in drawing any practical conclusions, the 
class E circuit is, at least in its low frequency form, distinctly more complex. 
This complexity (apart from the extra high inductance required) manifested it- 
self in the computer aided design of a circuit to give the best 'efficiency- 
power gain' combination. 
With reference to the fabrication details of the transistors, the 
following remarks should be noted. To obtain collector-base breakdown voltages 
near to the maximum value limited by 'plane' bulk breakdown, p- moat or moat 
etch process has been assumed throughout. The effect of using planar technology 
was discussed in our first report [l] and although the performance was worse, 
the degradation was perhaps not as bad as could be expected, after re-adjusting 
the epitaxial layer thic'kness. In the case of the silicon design, an arsenic 
diffused emitter is assumed throughout; this virtually eliminates emitter dip 
effect and gives a sharply decreasing profile in the vicinity of the emitter- 
base junction, which is favourable in reducing excess charge in the emitter, 
and thus maintaining high ft values. In the case of the GaAs design, we have 
not yet found complete data in the literature, specifically on band-gap re- 
duction effects at high emitter doping levels. However, the microwave char- 
acteristics are determined essentially by the base and collector regions. If 
the emitter proved to be a problem, either because of reduced emitter injection 
efficiency (too small a value of bEE) or because of too high an excess minority 
A-23 
carrier charge concentration, then presumably use of a heterojunction 
structure using GaAlAs, could overcome this problem. We stress again the 
importance of choosing the epitaxial layer parameters carefully in order to 
obtain the computed values of efficiency. This requires careful control of 
the fabrication process to minimize, or to compensate for, out-diffusion of 
donor atoms from the heavy doped substrate. With epitaxial layers of the 
order of 2 urn thick (after processing), this is clearly important. We stress 
also that all of our proposed designs necessitate ion implantation of the base. 
Since the active base region conductivity is one of the most important par- 
ameters, any transistor made by standard double diffusion methods would 
necessarily perform less well (see also [l]). 
The final design presented in Appendix 3, is a slightly modified 
version, SP243, of the SP2A2 transistor, in which we have simulated diffused 
(or implanted) shallow layers on both the emitter and base near the surface. 
The goal here was to reduce the extrinsic component of base resistance which 
was limiting the performance in the SP2A2 GaAs design. The improvement from 
19 to 32 GHz in the maximum oscillation frequency is quite significant. An 
alternative approach would be simply to introduce an N A" layer in the extrinsic 
base region. 
Finally let us recall that although the low frequency experimental 
comparison appears to substantiate the BIPOLE-WATAND modeling technique used, 
an obvious next step would be a microwave experimental power converter. In 
order to be meaningful, this should be performed with a transistor whose fab- 
rication data, (impurity profile, carrier lifetimes, etc.) are accurately known. 
It need not, at this stage of the project, be a structure optimised for the 
SPS design, but would simply be used to verify some of the basic features of 
the problems specifically related to microwave packaging>parasitics, etc. 
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Table 1. Summary specification and performance data of three sample tran- 
sistors studied in the course of this project. 
Note: For the implanted profiles si, = fi d, 
N jbim = $/(G6')) 
5YJ6im=xp 
n(x) = [Ip/Gti exp-1(.x - xpjlfi6' I2 
* see section 8. 
A-28 
rr v.cc cw 
I 
V i ce C 
Peak Peak 
0) (A) 
-r 
31.7 8.8 
dc 
Power 
00 
27.5 
Micro- 
wave 
Power 
out 
00 
27.5 
12.3 
c Micro 
wave 
Ampli- 
tude 
PO 
100 
92.8 
9.56 
5.9 
R.L 
n 
L.2 
nH 
1.67 
1.4 
.76 
.7 
c.2 c.1 
PF PF 
6.6 
8.5 
7 
7 
0 
21.3 18.5 87.11 5.4 .8 .365 17 9* 
I 
*Note: It must be remembered that the transistor itself presents a 
collector to emitter capacitance of the order of 5pF to 10pF. 
Table 2: Class E Designs. 
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V 
V C V.BB V S c.1 C.2 L.2 L.1 PO peak pezk 
# %? %LI 'CVy (V) 8) CpF) (pF) (aI-0 (nH) (e;f.) (a%.) (Watts) (V) (A) 
1 .25 1.4 9.8 .5 2.7 0 8.5 .7 8.7 92.8 4.7 12.3 31.4 - 
2 .25 1.4 9.8 .5 2.6 0 8.5 .7 8.7 92.4 5.2 12.1 31.0 - 
3 .25 1.4 10.0 .5 2.6 0 8.5 .7 8.7 91.1 6.7 12.1 31.1 - 
4 .25 1.4 9.8 .52 2.1 0 8.6 .71 8.7 90.5 7.3 9.8 29.3 4.6 
5 .25 1.4 9.8 .5 2.0 0 8.5 .71 8.7 89.0 9.2 9.9 29.1 - 
6 .25 1.4 9.8 .6 1.8 0 8.6 .7 7.8 87.2 13.0 10.2 29.2 - 
7 ,25 1.4 9.8 .6 1.6 0 8.6 .7 7.8 83.7 18.8 9.5 28.5 - 
8 .25 1.4 10.7 .6 1.6 0 8.6 .7 7.8 80.4 27.6 11.3 31.4 4.8 
9 .25 1.4 10.8 .6 1.5 0 8.6 .7 7.8 76.6 34.7 10.7 30.9 - 
10 025 1.4 10.8 .6 1.4 0 8.6 .7 7.8 72.0 39.6 9.6 29.7 - 
Table 3A: Parameter Values and Results for 
Class-E at Low Power (shown plotted in Fig. 13) 
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f 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
V I 
R.S R.L V.CC V.BB V.S C.l C.2 L.2 L.l Gp PO peak peak 
s-2 nv v V PF pF nH nH T-I abs W V A 
,25 
.25 
.25 
.25 
.25 
.25 
.25 
.25 
.25 
.25 
.25 
.25 
.25 
.25 
.25 
.25 
08 10 .5 2.7 9 
.8 10 .5 2.6 9 
.7 10 .5 2.7 9 
.7 10 .5 2.7 '8 
.7 10 .5 2.5 9 
.7 10 .7 2.5 9 
-7 10 .75 2.5 9 
.7 10 .8 2.5 9 
.7 10 -85 2.5 9 
.7 10 .95 2.5 9 
.7 10 1 2.5 9 
.8 10 .95 2.5 9 
.9 10 .95 2.5 9 
.9 10 1 2.5 9 
17 .365 4.35 87.1 8.1 18.5 27.9 8.5 
17 .365 4.35 86.5 8.9 18.2 27.7 8.4 
17 .365 4.35 87.2 8.0 17.7 28.7 8.73 
17 .365 4.35 86.1 8.6 18.3 29.6 8.94 
17 .365 4.35 85.8 9.7 17.3 28.4 8.6 
17 .365 4.35 70.3 24.4 13.2 25 6.1 
17 .365 4.35 71.1 24.9 14.1 26 7 
17 .365 4.35 72.7 25.0 14.8 26.5 7.5 
17 .365 4.35 74.1 24.9 15.3 26.9 7.8 
17 .365 4.35 75.4 24.7 16.2 27.5 8.3 
17 .365 4.35 74.9 24.8 16.6 27.7 8.4 
17 .365 4.35 75.4 24.6 16.7 26.6 7.9 
17 ,365 4.35 75.3 24.1 17.0 25.8 7.8 
17 .365 4.35 75.2 24.9 17.6 26.1 7.9 
.9 10 1 2.5 9.5 17 .365 4.35 75.2 24.5 17.5 25.8 7.8 
.9 10 1 2.5 9.5 17 ,362 4.35 74.5 24.9 17,8 25.7 7.9 
'Table 3B: Parameter Values and Results for 
Class-E at High Power (shown plotted in Fig. 12) 
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Appendix 1.1 : Analytic optimization of small signal high frequency power gain 
EE 633/EE 436: Electrical Engineering Dept. rniversity of Waterloo D.J.Rnulston 
Saximum freouencv of oscillation 
The maximum frequency of oscillation of a bipolar 
(1) 
This assumes that the transistbr is loaded at its output 
by a resistance equal to its output resistance at high frequencies 
(2) 
The value of ft expressed in terms of the device physical 
parameters, neglecting emitter neutral region charge, 
collector S-C time constant, and the low current r,(C. + C. ) 
Y Je JC term, is simply: 
(3) 
The base resistance is related to the physical parameters by: 
h’ b) = L/(lLw, C, 8) (5) 
and the collector-base transition capacitance is given by: 
c* 7c = E.c @% 
The expression for fmax osc thus becomes: 
r 
(6) 
e 
-L 
n*AX osc = L J Iteb Lcr, w-3, 8 P E c+f 0, t wjcJ’~;d (7) 
It is clear that this quantity may be optimized in terms 
of the relative values of wb and w SC' Differentiating iv.r.t. 
wb and setting the result equal to zero gives the required 
condition: 
(8) 
The final value of optimized fmosc is therefore: 
l The expression for tbb can incorporate any 'drift field factor' 
in the actual numerical value used for D n' 
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APPendix 1.2: LOad resistance for maximum gain h maximum Power output EE 436 dj: 
EE 633 
From the high frequency equivalent circuit it is a simple 
matter to show that the output resistance rout of the common 
emitter stare is: 
4 r-t = jbJr,.j L,/c,-~ (1) 
where C, is the tot21 cacacitance at the input node 
of the hybridrequivalent circuit dze to excess charge in the 
neutral base, neutrel emitter anti in the collector-base s,c.l. 
c, 2 'i'* ).r t =/m/4kkk 
.(2) 
where tbt=tbb + tsclttc' (3) 
2, (4) & = "j. /WI 
t = wscl/2 v1 (5) SC1 and C 
jc 
= it h/k ,,; )F,.]‘ (6) 
':ie thus obtain: 
I:ote that the factor Y for the fact that the 
base-collector 
Load resistance for maximum class ?'. newer outcut 
To 0’0+2i r u - . im.?tl!??L7l clabs A ou::~ut power the load resistance RL 
must be chosen such -..c.-: L'""C 
E =I[ /- * I- L cbr' A~m~:~ (8) 
>re2!idovm voltage (for low 
‘.O occur: 
(10) 
%+.ere 
1 (1 T :' t . f'ir ) , ',:‘I+ nt : - (11) 1. cncs ' - 
here, '/,+ is t:n.e '?:.;:-..z:T thra*d;p}:' ~-~,i-i;:.:, ,-e of the epitaxial layer. 
- 
:a-*>i~,iy .. it) , i,:) 2r.d (I:?: 1 ..- q s : 
RL = [s 6 /202$] (Fvcbr/F;fmlr)(I/BL)I’jN9~) (12) 
S~~zk.:lt-tir..~ (7) z:-~.: i IT? ;-ives the 1.7 : 10 of l!T/rou+: 
:.-, * /F = l\F. 'F :>. . ?( h~r~-,h~~.. -. .,) z+ fc ,“. JLc (r (131 out L i. : 2 
T ..-eornetric+ i':.=*o;-, 2 t-j?ical value 
:yli:rcy,rave de3.-;t:+.', :':e :;,?e that the reistance 
for ~.2::ir,.-l~. .yol::er .s'b:.-?!;t i s v- p -2 7 *Y,, . .z .q :-: pa 1 to the resistance for .._L.- 
n2xi7~~ !: i.7" jl'ea:m;cy. ;" :-qi.-,, -*. p "I- 2'. ',s,fCrds, n:atchei OuiDut 
( uni T *.- -PP;:'-~~~...;'~ i3:~Ls :Giil ri:.ic- -r-+i-i: :;~a?-ly tile r-e:-imu!!: cower A-33 
n,,--..- - ,.... >- -: p,-'lr 
(page ! of Appendix !.3) 
.ippendix l.l:!I~:line of the analytic approach used 
!iere, ye summarize the secbod tised eo derive initial data 
to be used as input to the aJ?OLZ program 2nd co generace the curws 
show7 in Fig.!. Reference [6J ‘was used rxrcnsively co rough-our 
the dcslgn by calculating ctie gain and ‘cucrenc limited’ efficiency7, 
(ETA1 in the computer output example of Appendix 21. Equation (!5) 
of ibl gives: 
Reference (61 also enables the power gain co be calculated 
C?.IL? = 2 ?i”/Ial?rbb (A.L.3.2) 
‘Ti?e base resLSrance rbb is a device parameter, expressed in terms of 
physical ptremec=rs in Appendix !.!. 
We czn relate class C bei~aviour co exisring class A results 
by using the foltrwinp equations: 
G = P,A/iCqCf)2rbbl pA I (.1.!.3.3) 
c 
PC 
= RLC/I(qtcA G?.ALP’J L bo 
(>.!.3.L) 
tier* Go,4 znd G 
PC 
ars the class .i and class C pouer gains,r*spectively. 
(see [!I fcr details). Again, we use the results in I61 E” relate 
these :c’io quantiries by: 
GLOSS = C IG 
PC ?A 
= A!i/(?.G2XLP) (A.!.3.5) 
Tine various FORTRAN terms ar? printed in the sample output of Appendix 2. 
This now provides us with suffi:ienc information co calculate class C 
PO”er gain, power 0u:puc and ‘low freguenc:> efficiency (as defined in 151. 
‘de have Rosrever , extended Che simple analytic creatmenr co include 
two ;ddici@nal high frequency sources of !oss. 
Elementary analysis shows that a 'voltage efficiency' 
(E?AV in the sample output of Appendix 2) can be defined by 
the breakdown voltage V 
cbr 
and the saturation voltage V cesat' 
7” = E7AV = 1 - 2 vcesat/vcbr (A.1.3.6) 
From the physical properties of the collector epitaxial layer, 
this can be expressed as: 
ETAV - 1 - 4 Ec/Ebr (A.1.3.7) 
where EC is the 'critical field' (~lO~V/cm in silicon) and 
E br is the breakdown value of field (~195 to lC6 V/cm in silicon). 
Note that this is a 'low frequency efficient; but that use of 
the full epitaxial layer resistance in converting (A.1.3.6) to (A.l.3.7) 
renders the result valid at high frequencies (maximum current equal 
to the Kirk current Tk has been assumed in the derivation). 
Reference [4] gives some power gain and efficiency results 
taking high frequency waveforms into account. A norrnalised parameter,*, 
is defined as: 
3 = 0, c 
je (Rg + rbb) (A.1.3.8) 
where C. 
Je 
is the emitter-base capacitance. We have re-arranged this 
formula as follows: 
NU = FC(ft/fs)(l + R. lnirbb )/4GpC (‘4.1.3.9) 
where FC is the ratio of emitter-base depletion layer capacitance to 
collector-base capacitance (of order lr): for typical transistors), 
ft is the transition frequency and f, the signal frequency. Tne 
ratio Rin/rbb is obtained for each case from the preceding equations 
To determine the corresponding efficiency and power gain in this 
simplified study, the following empirical expressions were 'fitted' 
to the curves given in [4]: 
ETANC' = (1 - Z.NU(l - E?A))EIA (A.1.3.!'?) 
GDBNI7 = 2.GDBA. exp(-NT!)/(l + exp(-NU)) + 1 (A.1.3.1:) 
161. 
We stress here that the sole purpose is to obtain a first order 
approximation to real performance to enable preliminary design data 
to be obtained. 
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(page 3 of Appendix 1.3) 
Finally, to take account of the loss due to the capacitive 
current (from Cjc) flowing in the collector (epitaxial) series 
resistance, the following relations apply: 
P e2 R loss = 1 c 
where P Toss is the power loss in the resistance R,. Since the 
useful output power is Pout = Vo2/RL we can define a ‘loss factor’ 
FLOSS = ? 1oss’Pout = ~(0 ,cR~)~ (R~/R~) (A.I.3.12) 
Expressing the collector capacitance and resistance in ter;as of the 
epitaxial layer parameters enables us to write: 
FLOSS = f;.7b s Zre~)2.a!~.Vcbr/(2Vcesat7f) (A.!. 3.13) 
where T reT is the dielectric relaxation time (e(. ) of the epitaxial 
layer and W s is the signal frequency in radians/s; the remaining 
terms have been defined above. The corresponding component 
of efficiency may now be expressed as: 
ETA(F) = ETA(1 - FLOSS) (A.1.3.14) 
where ETA is the product of low frequency ‘voltage’ and ‘current’ 
efficiencies Tv,Tr discussed above. 
Tn the output given in full in [l] and [2] and of which we 
include a sample in Appendix 2, we have defined the expected overall 
efficiency (plotted in Fig.!) by: 
ETA0 = l/[ (l/ETAN!!) + FLOSS] (A.1.3.15) 
Tnis includes all the low and high frequency sources of loss 
mentioned above, in an empirical manner, but of sufficient accuracy 
for the purpose of choosing initial design parameters and even of 
estimating initial operating conditions (conduction angle, etc.>. 
A-36 
A15 Al6 G2ALP Al 9 Al8 M. >MATCH GLOSS FVCB FCJC FC FAFT 
0.72E 01 0.12E 02 0.2X 02 O.llE 02 0.15E 00 0.243E 00 0.122E 00 1.0 4.0 10.0 2 L 0 
FTM W0 NEP I VCBR ETA1 ETAN ETAFN CORM GCEN 
FMD dEP I NAM! N VCSAT ETAV ETA ETA(F) FLOSS 
0.490E 
FT(REAL1 
10 0.4?7E-04 0.459E 16 0.774E 02 0.950 0.821 o.eo6 0.130F 02 0.4r;lk 01 
0.313E 11 0.459E-03 0.442E 17 0.656E 00 0.983 0.934 0.915 0.227%01 0.18E 01 0.25E 10 
ELEM RHESO RDESQA IMAX ICO GOB A GDRNU NUA FHOA ETANU 
0. HOE-03 
ETA0 
o.lqE 05 0.93E 04 0.73E 00 O.loE 00 16.2 10.5 0.883E 00 0.453E 11 0.000 O.iZ63 
0.15E-03 0.86E 04 0.06E 04 O.llE 01 0.15E 00 13.0 4.6 C.184E 01 0.313E 11 O.A21 0.806 
0,20E-03 0.4RE 04 0.48E 04 0.15E 01 0.2OE 00 13.0 4.6 0.184E 01 0.313E 11 0.821 O.f?06 
0.30E-03 0.2lE 04 0.21E 04 0.22E 01 0.31E 00 13.0 4.6 O.lR4E 0.1 0.313E 11 0.821 0.806 
0.40E-03 0.12E.04 0.12E 04 0.29E 01 0.4lE 00 13.0 4.6 0.104E 01 0.313E 11 0.821 O.EO6 
FTM 
ZPI 
NEPI VCAR ETA I ETAN ETAFN GDDM GC@N 
FM0 NBMIN VCSAT ETAV ETA ETA[F1 FLOSS FT(REAL1 
0.980E 10 0.337E-04 0.109E 17 0.460E 02 0.950 0.828 0.824 0.130F 02 
0.313E 11 0.230E-03 
0.4:: 01 
0.743E 17 0.32dE 00 0.906 0.937 0.933 0.477E-02 0.18E 01 0.44E 10 
ELEM WBESQ RBESQA I MAX ICO GDDA GCDNU NUA FMDA ETANU ETA0 
O.lOE-03 0.19E 05 0.78E 04 O.lfE 01 0.24E 00 17.0 11.9 0.742E 00 0.494E 11 
O.l5E-03 
0.893 
0.86E 
O.e@9 
04 0.78E 04 -0.26E 01 0.36E 00 13.4 5.3 0.167E 01 0.329E 11 
0.2OE-03 
0.83e O.e34 
0.48E 04 0.48E 04 0.35E 01 0.48E 00 13.0 4.6 0.184E 01 0.313E 11 0.82e O.e24 
0.3OE-03 0.2lE 04 0.2lE 04 0.52E 01 0.73E 00 13.0 4.6 O.lR4E 01 0.313E 11 0.828 
0.40E-03 0012E 04 0.12E 
0.824 
04 0.70E 01 0.97E 00 13.0 4.6 0.184E 01 0.313E 11 0.82e 0.824 
7 FTM WH NEPI VCfJR ETA I ETAN ET AFN GDHM GDBN 
5 
FMU WEPI NHMIN VCSAT ETAV ETA ETA(F) FLOSS 
0.196E 11 0.238E-04 0.259E 17 0.274E 
FTtfiEPL) 
02 0.950 0.833 0.833 O..l3OE 02 0.4:: 01 
0.313E 11 0.115E-03 0.125E 18 0.164E 00 0.9AH 0.939 O.S30 O.lCOE-02 0.18E 01 0.98E 10 
ELEM RBESD RBESQA INAX ICO GDBA GCBNU NUA FMDA ETANU ETA0 
O.lOE-03 0.19F 05 0.66E 04 0.42E 01 0.58E 00 17.7 13.4 0.62CE 00 11 
0.155-03 
0.538E 0.903 0.902 
O.A6E 04 0.66E 04 0.62E 01 0.86E 00 14.2 6.6 0.141~ 01 0.359E ii 0.85e o.ece 
0.20F-03 0.48E 04 0.4AE 04 0.H3E 01 0.12E 01 13.0 4.6 C.lH4E 01 0.313E 11 0.833 0.E33 
0.30E-03 0.2lE 04 0.2lE 04 0.12E 02 0.17E 01 13.0 4.6 0.104E 01 0.313E 11 0.833 0.E33 
0.40E-03 0.1213 04 0.12E 04 0.17E 02 0.23E 01 13.0 4.6 O.lA4E 01 0.313E 11 0.833 O.f33 
FTH W0 NEPI VCt3R ETA I ETAN ET AFN GDBM GOBN 
FM0 WEPT NHMIN VCSAT ETAV ETA ETA(F) FLOSS 
0.392E 
FT(REAL 1 
11 O.l69E-04 0.614E 17 0.162E 02 0.950 0.838 0.838 0.130E 02 0.4:: 01 
0.313E 11 0.574E-04 0.209E le O.R20E-01 0.990 0.441 0.941 0.212E-03 0.18E 01 0.20E 11 
ELEM RBESQ RBESOA IMAX ICO GDBA GDDNU NUA FMOA ETANU ETA0 
O.lOF-03 0.19E 05 0.555 04 0.9RE 01 0.14E 01 10.4 14.7 0.527E 00 0.50fiE 11 
O.l!iE-03 
0.911 0.911 
0.86E 04 0.555 04 0.15E 02 0.2i)E 01 14.s 8.0 0.114E 01 0.39lE 
0.20E-03 
11 0.875 O.t?74 
0.4RE 04 0.481~ 04 0.20E 02 0.27E 01 13.0 4.6 0.184E 01 
0.30E-03 
0.313E 
0.2lE 
11 0.838 0.838 
04 0.2lE 04 0.29E 02 0.4lE 01 13.0 4.6 O.lR4E 01 0.313E 
0.40E-03 
11 0.83e 
0.12E 
0.838 
04 0.12E 04 0.39E 02 0.55E 01 13.0 4.6 0.184E 01 0.313E 11 0.838 0.838 
Appendix 2: Computer output for 8 = ICC’ for analytic design (Sample reproduced from [Z]). 
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Appendix 3: Sample BTPOLE output 
We enclose one sample output from the BXPOLZ program. Since 
the detailed output for the SP9S?, SPZS2 and SP2A2 transistors (and others) 
was included in earlier reports, we have chosen as our example here, 
the output corresponding to the GaAs transistor used in the WATAND 
studies presented in this report, but modified by an additional base 
diffusion near the surface to reduce the extrinsic component of base 
resistance (see section 8 of this report). The emitter concentration 
close to the surface was simultaneously increased (necessarily). 
Tn the following 7 pages of BTTOLS output, the foilowing are 
the parameters and comments of particular relevance to this study: 
page 2: Tne input profil'e data (see Fig.25) is printed 
Tne three sheet resistances (cf table 1) resulting from integration 
of the impurity profile are printed (RB, RR, RBE OHN/SQ) 
The various breakdown voltages computed from the ionization integral 
The zero bias junction capacitances. 
page 3: Tnis is a printer plot of the separate donor and acceptor atom profiles. 
page 4: ?his is the result of the vertical one dimensional solution of 
the transport and Poisson equations. Of particular significance are : 
- ?BASE the neutral base region transit time 
- TSCL the collector-base space charge layer delay time 
- TEM the delay time due to the excess charge in the neutral emitter 
- FTOT the (one dimensional!overall value of f, (transition frequency) 
- FMAX the value of FTOT neglecting the effect of junction capacitances 
page 5: Tiis is the result of the,horizontal integration of the base 
transport equation. ?he main parameters of importance in this study are: 
- FT the overall value of transition frequency f, (note that this is 
lower than the one dimensional analysis value, due to edge 
junction effects). 
- FMOSC the maximum oscill.ltion (unity power gain) frequency 
- TC the d.c. collector current 
page 6: printer plot of current gain hP,= (BETA) 
page 7: printer plot of transition frequency f, 
page 8: Gummel-Poon and Extended Ebers-Mall CAD model parameters. Note 
the reduction in extrinsic base resistance RBEX'I compared to 
the SP2A2 design. 
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NCV. 2r. I Q7R lh:lt3:04 UIP VEFrSIOf 1/11/7u v.10.05 
FILE hAMI:: Sl’2PZ 
*S*****t****************************************4****************~************** 
4 * 
* * 
* ljIPCLAC< DEVICE AF14LYSIS AND MCl-bEL Gl!NEFATICh PRC~;RAMME * 
* t 
I * 
t EIPULE VEHSIUN V.lO.04. CRFATEO 01 NOV 1478 * 
* * 
4 * 
+**$****+*******+***$*****+++******************************************~********~** 
GAA S NPN TRANSISTOR AT TEMPCRATUGE CF 27. DEGREES C (NI = O.IlE+OA) 
MPSK CATA ELECI( ESF! EC-r.2 BPH ELPf3 
0.15or-03 O.L3E+OL O.l5Of-03 O.lSOE-03 o.l40E+ol 0.700E-03 
PPrlF ILE DATA kE1 NRI NCPI XEI XBI XEfI NXEI NXRI 
0.200Etl’) 11.100E+Ol 0.250E+l7 0.162E-04 O.x24E-04 0.200E-03 4 2 
NCN CAVSSIAN EMITTER PROFILE: kc;! = O.lOI)E+22 XF2 = 0.700F-OS NXE2 = 6 
NON GAUSSIAN OASE PROFILE: Ni3P = 0.500E+20 Xl22 = 0.700E-05 biXD2 = 6 
IlJPLAhTEfl UASE FRflFILE CF 0.20E+IS AT X = O.22E-04 FOR XOIW = O.lCF-04 NXEIM = 2 
FtW’IRlCPLI..Y OEGIVEI) VOLTAGE AND CUGRENT LIMITS: 
T VUPL AN VOt’ESA VDEP I Vf?FDR VCESAT ( IK) IK IHL I ISAT( 10) 
z 0.234ci.02 0.447rt02 0.45eEt02 0.560~+01 0 .213FtOO O.AAOE+Ol 0.44ECt02 0.412Et03 
PROFILF 1NTEGCATION FOR XJI = 0.147E-04 XJ2 = 0.42oE-04 RA = 0.12UEtOl hPOINT = 265 
RI-i-@tiY/SQ HE-OttJ/ST) RAE-OHM/SO P kj c HE RtlEXT REP I GUMMEL NO 
0.303F:tO? 0.751F-+OO 0.21%+04 O.L05i-01 C.Ilflt‘-03 0.17lE-01 0.243E-01 0.263Et14 
VF\R =-0.750E:tOl + OR - 0. XI X = O.%lOE-04 (ICNIZATION INTEGRAL FOR PLAKE JUNCTION) 1 
VRR = 0.321Et02 t OR - 10. x, X = O.lbCE-03 IICNIZATION INTFGRAL FOR PLAhf! JUNCTION) 2 
VISR = 0.197EtOi t QW - 50. %r X = O.l07E-04 (ICNIZATIPN IhTEGRPL F@I: PERIPkCRAL JUNCTICN 1 1 
CJE(FOCi=)= 0.331F-10 F/CM(PERIPHI-I(Y). CJT(PLAhtr J= 0.154E-06 F/!iC.<f.‘. FCF; b,BE=O 
CJC(EOGC I= 0.0 F/CMIFERIPHCRY 1. CJCIPLAtiF I= 0.3tiOE-07 F/SO.C.Mr FOE VCE!=O 
CAPPC IT PNCCS AT ZERO t31AS: CJEO = O.llOE-C3 CJCC = 0.3CZF-1C FCE = 0.929F+Ol 
FCJE = O..?HbLtCI FCJC = O..3YOFtOl FCJCO = O.JSOFtOI 
VIllFH=l .323 VICC13=1. 172 XE3C = 0.307F-04 XCC = O.h44E-04 RHO(EPI)= 0.0.38 OHM-CM 
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-. 
1El lE15 1 E 1 G lF17 CCNC 1El 1El9 lE20 IF21 
MICRON1 I I I I I I I MICRnN CnNC CxlFJC 
* 
* t 
* t 
* t 
t t 
tt 
t* 
t * 
t * 
t 1 
t * 
* 
4 
* 
* 
* 
* 
* 
* 
* 
* 
* 
+ 
* 
* 
0 
* 
* 
* 
* 
* 
* 
t 
* 
* 
* 
+ 
t 
J 
i 
: 
I 
1 
0.201 
I 
r’ 
: 
i 
I 
I 
P 0.301 
-;s : 
t 
: 
: 
0.401 
1 
: 
: 
i 
0.501 
I 
* 
I 
i 
: 
I 
* 
* 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
t 
+ 
+ 
+ 
+ 
+ 
t 
t 
+ 
t 
t * 
t* 
* t 
* t 
* t 
t 
t 
t 
t 
t 
t 
+ 
0.02 0.50Et20 O.lOEt2i 
0.03 0.50Et20 o.loEt2; 
0.03 0.49rt20 0.99Et21 
oa05 0.44ITt20 0.88Et21 
0.06 0.37lYt20 0.74lzt21 
0.07 0.24izt20 0.49lzt21 
0.08 0.85F.t 19 0.17Et2I 
0.09 0.15Etl9 0.25Etz( 
0.10 0.48Et JU 0.22Etlc 
0.11 O.SOFtlFI 0.18EtlS 
0.13 0.02Et-J9 0.16EtlS 
0.13 O.QJEtlR o.lsEtlS 
0.14 0.1 lE~tI9 0.13Etls 
0.15 0.13Et13 O.lOEtlC 
0.16 0.15Etl9 0.7lEtlE 
0.18 0.17Etl9 0.39EtlE 
0.19 0. I BE4-19 0.19Etll 
0.20 o.l9E+l’, 0.7lEtl7 
0.21 0.20Et19 0.42lzt1i 
0.23 0.20Et19 0.26Et17 
0.23 0.2OEtlY 0.25EtIi 
0.24 0.19f!t13 0.25iTt17 
0.26 0.17Etl9 0.25Etl7 
0.27 O.l6E+19 0.25lzt17 
0.27 0*15Ft 19 0.25Etl i 
0.29 0.12Etl9 0.25Etl7 
0.30 0.1 It?+19 0.25Etl7, 
0.31 0.92Etl8 0.25i!t17 
0.32 0.76Et18 0.25Etl7 
0.33 0.5eE+lA 0.25Etl7 
0.34 0.4REtlH 0.25lzt17 
0.35 0.37EtlEl O.PSEt 17 
0.36 0.26Ftl8 0.25tzt17 
0.37 0.20EtlR 0.25Et17 
00 38 0.14Etlr) O.ESEt11 
0.39 0.95Et17 0.25EtJ7 
0.40 0.69Et17 0.25Etl7 
0.41 0.45lft17 0.25Etl7 
0.43 0.29lzt17 0.25Ei17 
0.44 0. IRE+17 0.25Etl7 
0.45 O.llEtl7 0.25Et17 
0.46 0.57Etl6 0.25lzt17 
0.47 0.32fitlh 0.25Etl7 
0.49 
0.51 
0.53 
0.11F’+16 0.2SEtl7 
0.36Etl5 
0.llFtl5 
0.29lzt14 
0.74E+l3 
0.17Etl3 
0.25Etl7 
0.25lzt17 
0.2sIzt 17 
0.25lft17 
0.25tzt17 
0.55 
0.57 
0.59 
0.~,,01------------------------------------------------------------------------1 
Iv IC l?l-?h’l 1 I I I I I I HICRCN CONC CONC 
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‘I-R’ LY’ 10 DIR i10 ._ 1 r. -JLT- .)G’ -IN I!i .rrv, I.. ..J = “.3L . Fn..,. = L t 
NJ hU JN EETAE VI-f TRE TEM TdASE 1Sc.L TFIC F-TOT N@ 
NJ ITC t4n I n 1 VCLI 
1 15 0.2&+03 k%:EtOl O.ll&tOI 0.27E-IO O.llE-11 0.%-l, 
hSCL HI30 FMAX PO 
0 .58E-11 0.23E-13 0.43EtlO O.lOFtl6 
1 12-0.319EtOP O.Y9hE+Ol O.l00EtOl-0.66EtlB 0.2OEtO2 O.lnE-04 O.l4E-03 0.24E-01 0.16Etll O.llEtl~ 
2 6 0.5t%7ct03 o.‘~4PEtol 0.114i?+01 O.lfx.-10 O.l%C-11 0*30f-11 0 .5SE-11 0.22E-13 0.63EtlO 0.22Ftl6 
2 7-0.697Ft02 0.92nEtOl O.l09EtOl-0.64EtIO 0.2lEt02 O.lBE-04 O.l4E-03 0.24E-01 0.16Etll 0.24E+l6 
3 8 0.117EtO4 0.12SFt02 1).llC~E+01 O.H7F-1 1 O.lZE-11 0.32E-1 1 0.59E-1 1 0.22E-13 0.84EtlO 0.53Etl6 
3 !2-o.940Et02 0.123Fto2 O.l2lEtOl-0.62Etle O.ZOEtO2 O.laE-04 O.l4E-03 0.23E-01 Oel5Etll 0.57E+l6 
4 15 0.235Et04 0.123Et02 O.llL1EtOl 0.35E-11 O.l2E-11 0.321?-11 O.fOE-ll 0.22E-13 O.llEtll O.llEt17 
4 7-O.l90F+03 0.122Et02 0.93REtOQ-0.59EtlA 0.20Et02 0018E-04 O.l4E-03 0.23E-01 0.15Etll O.llFtl7 
5 10 0.469Et04 0.120Et02 0.11‘3EtOl O.l@E-11 O.l2E-11 0.32E-II O.elE-11 0.20E-13 0.13Etll 0.2lEtl7 
5 7-0.39lEt03 0.119Ft02 0.935E+OO-0.57EtlR 0.20Et02 OmlAE-04 O.l4E-03 0.23E-01 0.15Etll 0.22Et17 
6 20 0.93‘dEt04 O.ll5EtO2 0.121EtOl 0.96E-12 O.l2E-11 0.3EE-11 0.72E-11 OellE-13 0*13Etll 0.4Olft17 
6 7-O.RlHE+03 0.114Ft02 0.43SEtOO-0.55EtlO 0.24Et02 O.lAE-04 0. IGE-03 0.23E-01 0.14Et11 0.43Et17 
7 28 0.188EtOS O.!~~lEtOl 0.123EtOl 0.57E-12 0.13E-11 0#33E-11 O.C3E-11 O.l5E-14 0.1lEtlI O.R2Ftl7 
7 H-0.19lEt04 0.978EtOl O.l05EtOI-0.52Ct1R 0.3CEtO2 O.l8E-04 0.2OE.-03 0.23E-01 O~llEtll O.fl6Etl7 
a 21 o.375Et05 0.115Et02 0.125EtOl O.JOE-12 0.131+11 O.J4E-11 0.43E-11 O.l5E-14 O.llE+ll O.16EtlR 
8 R-0.325Et04 O.llFiEt02 O.l04FtOl-0.50Etla 0.66Et02 O.lRE-04 0.20E-03 0.22E-01 O.llEtll 0.16Etl8 
9 5 0.75lEtaE 0.837ctol 0.127Etol 0. im-12 o.lsE-11 og2flE-10 0.44E-11 0.31E-14 0.47Etlo 0.3oEtia 
9 IO-O.tJ97Et04 O.H35CtOl O.l16E+Ol-0.46Etl8 0.15Et02 OollE-03 0.20E-03 O.lOE-01 0.47EtIO 0.31F+lA 
10 4 0.150Et06 0.546FtOl 0.130EtOl O.l2C-12 O.l9E-11 0.4lE-10 0.30E-11 0.47E-14 0.34EtlO 0.6lF.tl8 
IO 11-0.275EtC5 0.545EtOl O.l44EtOl-0.42Et18 0.19Et02 0.13E-03 O.ZOE-03 0.46E-02 0.34E+lO 0.62EtIR 
*a* NCN-CONVFRGENCE 3 TIMES. VCAV = 0.24aEtOZ VCMAX’ = 0.645Et02 VCMLN = O.lJEEt02 
GIVEN: TAUE = O.lOr)F-OH TAUB = 0.1 OOk-Oe TAUC = 0.1 OOE-05 
HETAI (INFINITE TA\IP) = 0.9?8~+01 flfT14bX = 0.123Et02 
R0ASE = 0.23RE-01 RFAL GU)Vb’EL NO. = 0.240Etl4 VIZCEO (APPROX) = C. 14OFtO2 
CAIN LIMIT DUE lfl E-C UItIDE, I-iFED q O.l04E-07 
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U Of \Tr Ab “31. .!f< .-..M : ..I? 03 _ , V-I = “..?4Ab .“T l..., s-s 
i \EF: Cf?TA IO R q CRflkl) JCMPX 
IC El4 t1ETAC F YfIFSF GMAC CHFT CnCT COIFF 
O.i’QOL-01 O.lISFti)l 0.566EtOl 0.171f.tlO C.l40E-01 0.392E-01 0.9SlC+OO 0.396E+03 
0,79Of?-01 0.23et-:+~,l O.b12E+01 O.l13lZ+l 1 0. 23oEtOl 0.237E-09 O.Q5lF-II 0.772E-10 
0.107F+oO O.l14C+i)l 0.57AEtOl 0.222lI+IO O.lf36F-01 0.389E-01 0.996E+OO 0.539EtO3 
O.l07C+OO 0.31SC+Ol 0.612FtOI O.l2tlF+ll 0.324FtOl 0.24lE-OS O.O4SF-11 O.f365E-10 
O.l41E+O(I O.llSFti)l C).644EtOl 0.270~+10 ~.218f?-01 0.38RE-01 0.99CFtOO Oa706FtO3 
0.141FtOO 0.417F+Ol 0.102Eto2 O.l43E+ll 0.422EtOl 0.243E-09 0.94?C-11 0.998E-10 
O.I84f-+OO 0.1lCfI+Ol 0.739EtOL 0.32hC+lO 0.249E-01 0.384E-01 0.995F+OO 0.926Et03 
O.lf?4ttOO 0.494fit:)l O.l42E+OE O.l!i7F+I I 0.4S7E+Ol 0.247E-OS O.¶Y@C-I I O.l07E-09 
0.247F+OO 0.111ZF+Ol O.t33lF+OI 0.403FtIO O.Zc)TF-01 0.350E-01 0.987E+OO o.125EtO4 
0.247Etoo 0.814CtOl 0.131Et02 0.1eo17t1 I C.Ul9EtOI 0.25lE-09 O.S4EF-11 O.l52E-09 
0.348f1toO o.ll7l~tiJl r).f375c-:t01 0.503E+Io 0.397E-01 0.347E-01 0.9f32ttoo 0.177Ei04 
0.34AEtOO O.lllr.+o2 O.lOIF+O2 0.202E+ll O.llSEt02 0.256E-09 O.Y44F-I1 O.laSE-09 
0.492rtOO 0.1 lEE+Jl 0.91 IttO 0.637fI+lO O.SclOE-01 0.342E-01 0.975EtOO 0.252Et04 
0.492EtOO O.l7Sl’t!J2 O.lOlE+O2 0.228E+lI O.l88F+O2 0.262E-09 O.c)4@F-11 0.24QE-09 
0.70lFtOO 0.1 ISE+Ol 0.943E+Ol 0.749E+IO 0.744E-01 0.337E-01 0.965E+OO 0.363E+Q4 
0.7OlCtOO 0.22Of+O2 0.10X+02 0.249F+ll 0.235Et02 0.26BE-09 O.Q45E-11 0.291E-09 
C.lOOFtOl O.l2Cf-+Ol 0.964EtOl 0.f3C.9t:tlO 0.104EtOO 0.32RE-01 0.93EEtOO 0.534E+04 
0.100Et01 0.347f?*02 0.102E+O2 0.272f?+l 1 0.383Et02 0.275~.-09 0.940E-11 0.431E-09 
0.145t:tOl O.iBlE+Jl 0.97riE+r)l O.Y47E+lo 0.149EiOO 0.319E-01 0.913f+oo 0.796Et04 
0.145r+ol 0.434Et02 0.99wtol 0.208ctl i 0.493f+to2 0.26211-04 0.426~-11 0.544fz-09 
0.210~+01 0.122Etol 0.95oEto~ o.SY4Etlo 0.2lYEtoO 0.304E-01 0.884E+OO O.llQEtO5 
0.2lOC+Ol 0,659F+1)2 0.927E+Ol 0.303E+ll 0.7YQF+OP 0.290E-09 0.904F-I 1 O.f343F-09 
0.303F+Ol O.lP~E+Ol 0.905E+Ol O.SP%+lO 0.3351:+00 0.2R7E,-Ol 0.022Etc)O 0.184EtO5 
0.30311t01 0.725F+O2 0.801fI+01 0.3lor;+ll o.c)32’Et02 0.297E-09 0.892E-11 O.lOlE-08 
0.452LtOl 0.124rt’)l 0.940FtOI O.YB3F+lO 0.481f?.tOO 0.272E-01 0.745F+OO 0.303Et05 
0.452tIto1 o.lleE+o3 D.lo2Et02 0.317~tll o.l57E+o3 0*307E-05 O.H74C-I 1 O.lh7E-08 
0.676FtOl O.l?f?ti+i)l O,lOO’Z+02 0.‘?471:+10 O.A76E+OO 0.225E-01 0.71iE+OO 0.475FtO5 
O.b7hf +Ol O.le4f!tO3 0.115EtO2 0.32OL’+ll 0.2X3tt03 0.316F-09 0.8,44E-11 0.2H5E-08 
O.‘-Jf34F+Ol 0.127f!+:)l 0.92lf?+Ol 0.705F+lO O.l07P+Ol O.l43E-01 0.714EtOO O.tiQOEt05 
0.9f34FIto1 o.?5Eliti)3 0.783F+ol 0.312r-t1 I 0.265r:+03 0.327E-OS O.Y2CE--II 0.551E-08 
0.143FtO2 0.12EEtOI 0.773E+Ol 0.443E+lO O.lf34FtOI 0.870E-02 0.713E+OO O.lOOf?tO6 
0.143Ee02 0.352Et03 0.5GOF.+Ol 0.277?+11 0.3f1lCt03 0.3391:-09 O.Q9lE-I1 O.llOE-07 
0.204F+O2 O.l2<E+Ol 0.635EtOl 0.39)UEtIO 0.321FtOl 0.533E-02 0.695EtOO O.l46E+Ob 
0.204C+O2 0.40EF+O3 0.44dI:+OI 0.2S8E+l 1 0.441FtO3 0.353E-09 O.l06E-IO 0.1594-07 
0.293f?+O;! 0.1 ?II:+Ol 0.53f3rtOl 0 .33.?rtlO 0.544EtOl 0.344E-02 O.h7eF+OO O.?l7E+O6 
0.293ctO2 O.S3Zf:+03 0.4OOEtOl 0.23fK:tIl 0.532CtO3 0.372E-09 O.l14C-10 0.25lE-07 
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CHARGE DlSTHll?lJTlDN T4HLf: 
VBE SAT VCOT OFBAS OF)PSAT OCSAT ODRS4T TFf!AS TRBAS 
0.112EtOl O.llIF-:tOl O.l72E-12 0 .c174E-12 0.934E-09 O.lSSE-11 0.294F-11 O.l66E-10 
VALUES I-IF 3 IC CURRENTS USED: IVCF! = 0.150Et02) FClA MODEL FAAACElFR DETERMINATION 
ICI ICN ICZ 
A&A 
0. !i89F-01 0.67hE to1 0.204F+O2 
0.552E+ol o.lOOEtO2 0.63CE+Ol 
F”: 
0.395E-01 0.225F-01 0.533E-02 
0.13tXtIo 0.947Ftlo 0.3YeEtlo 
VBE 0.1121rto1 0.126EtOI 0.129EtOl 
HFFEhENCE VnLTAGES USED FflR VA AND VI3 EVALUATIOK: VGUC = 0.5USEtOl. VCUE = 0.201E+Ol 
GUHMI-L-PUUN MCCCL PARAMETERS FCILLCW 
CF IS ISS YSS IKF VA TF CEO VPHIE NE 
UP 151) ISR MSR 1 KR VU TR cccl VPHIC NC 
ALFCC FE! RRF! RC RCEXT RE 
0.919EtOl 0.97CE-20 0.1071?-II 0.2OOC+Ol C.BROFtOl 0.185Et03 0.97EC-11 0.119E-09 0.132EtOl 0.364EtOO 
0.306lTtOl 0.31CE-20 0.252E-12 0.2OOCtOl 0.446Et02 0.239Et02 O.l60E-07 0.721E-11 0.117EtOl 0.50OEtOO 
0.39OEtOl O.l71F-01 0.214C-01 O.l59E-01 0.9AOE-02 O.llRE-03 
BIPCLF GENERATEC EUFRS-MCLL P4RAMETFHS FOR WATAND 1JSF: 
MT IK = a.798iitoo VBC13R = 3.209E+ol 
.Ml IS 1.9’iOC-21 IF i.04aEtoo Tt 300. cs 0.0 
GO 3.170E-04 f?H 3.719EtOO tJF I .oolEtOI 6.764EiOO 5.52oEtoo fi.aasE-02 
0.0 0.0 
CE l.i90r-10 0.0 1.323E+OO 3.63SE-01 
cc 3.532E-I 1 0.0 1.172Etoo 4.996E-01 
FT 9.467Et09 6.764EtOO 1.120i=Ttoo -I .SOOEtOl TS 1.602E-OA 
#nATA 
HRFXT 1.705E-02 
Fet! 2.142t-02 
RC 1.592E-02 
PCEXT 9.797E-03 
PE I .17UE-04 
EXECUTION TlYE= 19.74 SEC. 
F ILE NAMF: SPEP;! 
NCV. 28, 1970 16:ld:04 UIP VERSICN 01/11/78 V.lO.05 
GhAM 
IASGA=I , IJuN=I, 
ELli~=l.5E-04rECE=1.5iI-o4,tzsfl=I 
NFPl=2.St~16,XEFl=2.OE-O4, 
NFI=2.0t~It~~XE1=.16?F-~4.NXFl=~ 
NElP=5.OF19rXR2=.070E-04 ,NX112=6 
Nf?=l .OE21~XC2=.07f-l~-04rNXE2=6 
~RlH=2.0ElR.XJEIY=.22OE-O4,X~l 
TAUt.=l.f=-09,XFS=20.F-O4,TAUH=l 
VClN=15.rNTOT~=IC. 
MCDEL-4, lPRCl=3, ll’HlN3=% .XPLM4X 
tEhD 
.5E-04 ,ELPr3=7 .OE- 
rNf.~l=l.FOO. 
. 
r;=o. I OE-04, 
OO.F-00. 
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Fig. 1 Efficiency of class C amplifier versus conduction angle 8 from semi- 
empirical analytic analysis. Two values of emitter stripe width, L 
are shown for both Silicon and Ga.As. 
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Pig. 2a Final Impurity profiles used in the DIPOLE program for the 915 MHz 
Silicon (SP9.Q) transistor (i) net concentration (ii) separate donor 
and acceptor concentrations. 
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Fig. 2b Final Impurity profil.es used in the BIPOLE program for the 2.45 GHz 
Silicon (SP2s2) transistor (i) net concentration (ii) separate donor 
and acceptor conceutrations. 
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Fig. 2c Final Impurity profiles used in the DIPOLE program for the 2.45 GHz 
CaAs (SP2A2) transistor (i) net concentration (ii) separate donor and 
acceptor concentrations. 
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Fig. 3 ft (transistion frequency) and fmosc (maximum oscillation frequency) 
computed by the BIPOLE program as a function of d.c. collector 
current Ic for the three final designs. 
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Fig. 4a Extended and modified Ebers-Moll model used in this study. 
Fig. 4b Modified Gummel-Poon model used in this study. 
Fig. 4c BIPOLE-WATAND tabular model used in this study. 
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Pig. 5 Comparison of Class C results using the three models generated by 
BIP0I.E and used in the WATAND non-linear network analysis program. 
The last letter of each name, E, G or T, refers to the model used 
i.e. Ebers-Mall, Gummel-Poon or tabular, respectively. 
Fig. 6 Circuit used for the low frequency Class C laboratory and BIPOLE- 
WATAND simulation verification. Signal frequency 2.14 MHz, 
V cc i 20 V, RI, = 500 o'hms+, = 60 ohms, VBB = 0 V, L = 4.27. uH. 
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Comparison of BIPOLE-WATAND computer simulation and laboratory 
measurements on a low frequency class C circuit. At the bias used 
this transistor (LFP) has f, = 10 MHz Capprox.), fmosc = 70 MHz 
(an-x. l(Vcc = 20 V), This represents therefore a crude scaling of 
the microwave case under study. 
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SP2S 2E 
(a) 
RT SP2S2E TRANSISTOR MbDEi JUL. 29, 1978 lG:4G:G4 
IT T = 27 DEGREES CELSIUS IX= 8.798E+GG VBCaR = 3.171E+Gl 
m 
;.Hl IS 2.212E-16 IF 8.9812-01 CS 0.G 
SR 7.826E-(31 BF 4.556EtGG l.416E+GGGo3.~;:;%G45.;~3~~~2 
l CE l.G27E-1G 0. l.G17E+GG 3.751E-Gl 
I CC 5.12675E-12 0. 7.982E-01 4.634E-51 
l FT 5.926E+G9 1.416E+GG 8.156E-01 -1.5GOEc51 TS 6.517E-G8 
l SA -1GG. -5G. -20. -1G. -5. -1. -.5 G .3 .5 .6 .55 .7 .75 .8 
l .85 .9 .95 1. 1.G5 1.1 1.15 1.2 
D.M2 VB -100 11 2.2126-16 .6981 12 G RS .G6336 CJ 3.12375E-11 G.0 .7982 .4634 
l sx -160. -jO. -20. -10. -5. -1. -.5 G .3 .5 .6 .55 .7 .75 .9 
n .a5 .9 .95 1. 1.c5 1.1 1.15 1.2 
D.Ml VB -1GG I1 2.212E-16 . 3981 12 G RS .GGtl CJ 5.20125E-12 G.0 .7982 .4634 
: ~~5-~~G:g;5~: -20. -10. -5. -1. -.j G .3 .5 .6 .65 .7 .75 .a 
1.05 1.1 1.15 1.2 
IDA 
R.S 2 3 .GGGl 
R.BB 3 4 2.473E-2 
R.BA 4 5 1.65752-2 
R.BB 5 10 1.6575E-2 
D.Hl 5 2G 
D.M2 4 13 
N.,'(l 10 30 2G 
3.: 30 0 2.206E-4 
C.i 12 13 6.GE-11 
L.L 12 13 6E-11 
R.i 12 13 5 
R.C 13 2G 1.0G9E-1 
V.CC 12 0 DC 15 
V.aa 1 GDc G- 
V.S 2 1 SiN 1.3 2.4589 G 
5f: 00 ALL PR 
TC DE 4E-12 EN BE-10 OU V 13 0 I R.C I V.CC 
SS IT 3 MM 3 PS V.S DE 150 OU V 13 G VB 0 60 
DF PS V.S DE 1GG NH 2 OU V 13 G I 9.C V 1G 5 
IS 
v-a G 60 Ia -3 3 PL 
PL 
I R.S IP SS P4 MA 
Fig. 8a Class C WATAND circuit 
Fig. 8b WATAND file description of circuit with Ebers-till extended model. 
A-55 
w Fabrication Data 
Extended E-V Parameters 
-I AND 
Fig. 9 Flow chart of general method used. 
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Pig.10 WATANLI computed waveforms for the high-power non-saturated class C 
circuit in steady state, using SP2S2E transistor. 
Fig.11 WATAND computed waveforms for the high-power saturated class C 
circuit in steady state, using the SP2S2E transistor. 
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Fig.12 Comparison of DIPOLE-WATAND generated efficiency versus power-gain 
curves at 2.45 Cllz ond27°Cbetween high power (20 watts) Class C 
and Class E circuits using the silicon transistor SP2S2E. Both the 
normal (nonsaturated) and slightly overdriven (saturated) Class C 
cases are shown. 
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Fig.13 Comparison of BIPOLE-WATAND generated efficiency versus power-gain 
curves at 2.45 Gllz and27'Cbetween low power (lo watts) Class C and 
Class E circuits. Only the 'saturated' Class C case is shown, 
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Pig.14 Comparison of BIPOLE-WATAND generated efficiency versus power-gain 
curves at 2.45 Cllz and 27°Cbetween the GaAs transistor (SP2A2E) and 
the silicon transistor (SP2S20) in the high-power Class C (non- 
saturated) circuit with a load resitance of 5 ohm. 
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Fig.15 Low power (10 watts) saturated Class C sensitivity analysis with the 
SP2S2E transistor. Nominal values are: 
v.s = 1.15 Volts, V.BB = 0 V, V.CC = 15 Volts, R.L = 12 ohm, 
C.L = 56 pF, L.L = 60 pH. Variations are + 1% for 
V.S, V.CC, C.L, L.L, V.BB is taken as -.2, -0.1, 0.1, 0.2. 
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t esp2sZe uatand 
UT SP2S2E CLASS E CIRCUIT FOR 2.U5CH.T OPERATION 
?T BIPOLE GENERATED EBERS-MOLL PARAllEiERS FOR WAiAND USE 
YT LK z 8.7gaE+00 VECEA = 3.177~+01 
IN 
N.Hl 
' co 
IS 2.156E-16 IF 8.9718-01 fE6;;;.0$ 0.0 
4.298E-04 BR 7.847E-01 BF 1.414E+OO 3.159E+OO 5.915E-02 
l CE l.O35E-10 0.0 l.O17E+OO 3.7&E-o; 
' CC 5.2E-12 0.0 7.982E-01 4.915E-01 
l FT 6.048E+09 1.414E+OO 8.155E-01 -1.500EsOl TS 6.599E-08 
l SA -100. -50. -20. -10. -5. -1. -.5 0 -3 .5 .6 .65 .7 .75 .8 
' .95 .9 .95 1. 1.05 1.1 1.15 1.2 
o.n2 VB -100 I1 2.1568-16 -8971 I2 0 RS .06336 CJ 3.12E-11 0.0 .7982 .Q915 
l SA -100. -50. -20. -10. -5. -1. -.5 0 .3 1s .6 .65 .7 .75 .a 
l .85 .9 .95 1. 1.05 1.1 1.15 1.2 
D.Nl VB -100 11 2.156E-16 .8971 I2 0 RS .OOOl CJ 5.2E-12 0.0 .7982 .ugl5 
l SA -100. -50. -20. -10. -5. -1. -.5 0 .? .5 .6 .65 .7 .75 .8 
l .85 .9 .95 1. 1.05 1.1 1.15 1.2 
IDA 
R.S 2 3 .25 
R.BE 3 4 2.515E-2 
R.BA 4 5 1.736E-2 
R.BB 5 10 1.736E-2 
D.Hl 5 20 
D.H2 4 13 
X.!!l 10 30 20 
R.E 30 0 2.206E-4 
R.C 13 20 l.O09E-1 
~.l 16 i3 8.7~. 
c.1 13 0 0 
C.2 13 18 8.6P 
V:CC 5;.; ;; 16 ;9,.;1N 0 iC 9.8 
V.BB 1 0 DC .5 
V.S 2 1 SIN 2.1 2.45E9 1.5 
UE 
DC OU ALL PR IP SE 
TC DE 5E-12 EN 4.lE-10 OU V 13 0 I R.C Vi"0 -10 40 IB -2 8 IP SS ?L 
SS IT 2 HP MM 8 PS V.S DE 100 OU V 13 0 60 NO IP SS 
DF PS V.S CE 100 NH 2 OU V 3 I R.S V 19 CO PA 0 1 U 0 IP SS 
DF PS V.S DE 100 NH 2 OU V 19 I R.L V 16 I L.l HA PA 0 0 0 0 IP SS 
RS 
Fig.16a 
Fig.16b 
(b) 
Class E WATAND circuit and Extended Ebers Moll model. 
Class E WATAND file description of circuit (cf. entry 4 of table 2) 
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Fig.17 Low power (JO watts> Class E sensitivity analysis with the SP2S2E 
transistor, Nominal values correspond to entry 4 of table 2. 
R.S, R.L, V.CC, V.S varied 5 l%, C.l 2 0.1 pF, L.l + lo%, 
V.B. + 6% in small increments, C.2 f 0.5%, L.2 t 0.25%. 
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Fig.18 Low power (10 watts) Class E sensitivity arialysis with the SP2S2E 
transistor. Nominal values correspond to entry 8 of table 2. 
R.S, R-L, V.CC, V.S, V.BB varied + l%, C.2 + 0.5%, L.2 + 0.25% 
C.l + 0.1 pF. 
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Fig-19 WATAND generated class E waveforms in steady state for vce and ic 
(ic into active transistor) for entry 114 of table 2. 
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Fig.20 WATAND generated class E waveforms in steady state for vce and iC 
(ic into active transistor) for entry #8 of table 2. 
SP2S2E 
Fig,21 Results of high temperature study using BIPOLE-WATAND for the silicon 
transistor (SP2S2E) at 2.45 Gllz. Collector resistance is shown at 
each temperature. 
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Fig.22 Results of higIl temperature study using BIPOLE-WATAND for the GaAs 
transistor (SPZA2E) at 2.45 Gllz. Collector resistance is shown at 
each temperature. 
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Fig. 23 Effect of parasitics on performance of SP2S2E (silicon) transistor 
using WATAND (2.45 GHz). 
R.E.is the emitter thermal ballast resistance (phms) 
L.E is the series emitter inductance (H) 
C.CB is the external collector-base (bonding-pad) capacitance 
C.EB is the external emitter-base capacitance. 
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Max.J, Area ND W eui % / 'J 1 IS 1 "B 1 L 
)IODE (A/&) 2 km Z 
-3 
km Z 
GaAs 
D1 103 0.5 -3 x 10 5.8 x 1015 
D2 104 0.5 10 -4 x 5.8 x 101~ 
D3 lo3 0.2 10 -3 x 2.8 x 10~~ 
D4 
lo4 0.2 x 1o-4 2.8 x 1o16 
'i - 
D5 lo3 0.2 x 10 -3 2 x 1016 
D6 lo4 0.2 x 10 -4 2 x 1016 
D, lo3 0.5 x lo-3 4.2 x 101' 
D8 j lo4 b.o5 x 10-3 14.2 x 1015 
6.0 0.3 12.5 lE-10 -110 1.6E-9 74.3 
6.0 3.0 1.25 lE-11 -110 16 E-9 72.2 
1.6 0.055 9.6 lE-10 - 34 1.3E-9 77.2 
1.6 0.55 0.96 lE-11 - 34 11 E-9 73.1 
1.6 0.24 8.0 lE-10 - 34 1.5E-9 73.9 
1.6 2.4 0.8 lE-11 ' - 34 14.5E-9 69.0 
5.5 1.5 10.0 lE-10 -110 2.OE-9 65.1 
5.5 15.0 1.0 lE-11 -110 19.OE-9 51.9 
Fig.24a Circuit used in the preliminary study for the rectenna diode. 
Fig.24b Fabrication parameters and circuit performance computed with WATAND 
for 4 silicon and 4 GaAs diodes (all Schottky-barrier). 
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IMPURITY PROFILE DEFINITIONS MASK DEFINITIONS 
(a) 
0 XJI XJ2 XEPI 
I 1 I I 
0 XJElhl XJBIM XJCI M 
L ES8 ECB ESB L ESB EC8 ESB 
i ! i I i I I I 
METALIZATION 
Nepl 
-Xepl 
N+ SUBSTRATE 
B = Total emitter finger length (sum of all fingers) 
L = ELEM = Emitter finger width 
ECB = Base contact width 
ESB = Spacing between base contact and emitter diffusion 
(In all designs studied in this project, ECB = ESB = L) 
Total area = B(1. + ECB + 2.F.SB) 
Fig.25 Plan and sectional diagrams oE the transistors studied with profile 
data. Interdigitated or similar layout is assumed. 
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